Rev. SA SA SA SA SA SA SA SA SA SA. 43 Status LED & LID

Size: px
Start display at page:

Download "Rev. SA SA SA SA SA SA SA SA SA SA. 43 Status LED & LID"

Transcription

1 chematics Page Index ( / Revision / hange ate) Page of chematics Page 0 0 chematics Page Index lock iagram 0 R (MI,PE,FI) 0 R (LK,MI,JT) 0 R (R) 0 R (POWER) 0 R (RPHI POWER) 0 R (N) 09 R (REERVE) 0 PH (H,JT,T) PH (PI-E,MU,LK) PH (MI,FI,PIO) PH (LV,I) PH (PI,U,NVRM) PH (PIO,V_NTF,RV) PH (POWER) / PH (POWER) / PH (V) 9 LOK EN 0 RIII(O-IMM_0) / RIII(O-IMM_) / RT LV Inverter ONNETOR LV ONNETOR HMI E+K (NPEL) K onnector 9 PI Flash ROM 0 ebug Port Express ard Mini-PIE ard (WLN) LN (E09) / LN (Transformer) / T H T -ROM et OMO ONN. PIE (M) / 9 PIE () / 0 amera onnector luetooth onnector Felica onnector Project ode & chematics ubject: Rev. M90&M90 L Model Page of chematics Page tatus LE & LI FN Touch Pad Thermal ensor witch onn. UIO PEKER ONN. 9 udio/u onn. 0 witch (otton & K LE) udio (OE) udio (MUTE) udio (Power) udio (udio & U onn.) udio (Head Phone Jack) udio (Ext MI Jack) udio (U Port) Power esign iagram 9 IN&harger 0 ischarge ircuit Identify I Y Power (+_V/+V) VTT&PH Power(_0V) R Power(+_V/+0_V) Y Power(+_V) PU Power_VHORE PU Power_VI VFX Power_FXORE 9 Others power plane 0 OVP protection HOLE & MI LEL History() History() History() History() History() History() History() 9 History() 0 History(9) P P/N: Rev. P-0099J00-0 (IRI M) P-099J00-0 (IRI UIO) P-099J0-0 (IRI PWR) P (HNNTR M) P (HNNTR udio) P (HNNTR PWR) P. Leader heck by esign by FOXONN Index Page HON HI Precision Ind. o., Ltd. P - R& ivision ize ocument Number Rev M90&M90 L Model ate: Thursday, ecember, 009 heet of

2 M90&M90 L Model alpella Platform UM raphic HMI Page TM FI rrandale Processor Micro-FP-99 (99-pin rp socket). mm X. mm Page ~9 MI X 00/0 MHZ 00/0 MHZ O-IMM 0 00/0 MHZ R(III) 0 pin Page 0 O-IMM 00/0 MHZ R(III) 0 pin Page K0 LL Page 9 X,TL.MHZ HRER Q INPUT _IN TTERY OUTPUT TOUT YTEM / N0009 INPUT OUTPUT +VLW +VLW TOUT +VLW_LO +V For Load amera Module M(0.M) Page 0 igital Mic Ext. Mic In Jack Page Headphone Page U.0 ONN.X Page U.0 / et ombo ONN. Page LV WX Page RT Page Int. peaker.0 Walt x Page LV RT Pre-MP udio/u Realtek L9 w/ lass mp. Page Page ~ H U.0 T b/s PH Ibex Peak-M (HM) m mm X mm LP Winbond NPEL LQFP- (U x ) (PIE x ) (T x ) Page 0~ Page PIE U T b/s T b/s PI T H T O Flash IO M bit X Page 0 Page Page Ethernet be E09 Marvell Page 0/00/000 Ricoh RU ardreader Page Expressard mm Page Mini-PIE ard (WLN) Page luetooth Page Felica Page Transformer LNKom Page L M uo(h) ard Page 9 RJ YTEM / TP+99 INPUT OUTPUT +_VU TOUT +0_VRUN YTEM / TP INPUT OUTPUT +_0V_VTT TOUT PU / MX00 INPUT TOUT OUTPUT VHORE YTEM / MX0 INPUT OUTPUT TOUT VFX ORE PWM/TH PIO PI 00 us Mus P/ FN Page Lid witch Page Flash IO M bit x Page 9 TT I Page Mus TT ONN Page 9 Thermal ensor - (R) Page Touch P Page witch Page FOXONN lock iagram HON HI Precision Ind. o., Ltd. P - R& ivision ize ocument Number Rev ustom M90&M90 L Model Thursday, ecember, 009 ate: heet of

3 MI_TXN[:0] MI_TXP[:0] MI_RXN[:0] MI_RXP[:0] FI_TXN[:0] FI_TXP[:0] FI_FYN0 FI_FYN FI_INT FI_LYN0 FI_LYN MI_TXN0 MI_TXN MI_TXN MI_TXN MI_TXP0 MI_TXP MI_TXP MI_TXP MI_RXN0 MI_RXN MI_RXN MI_RXN MI_RXP0 MI_RXP MI_RXP MI_RXP FI_TXN0 FI_TXN FI_TXN FI_TXN FI_TXN FI_TXN FI_TXN FI_TXN FI_TXP0 FI_TXP FI_TXP FI_TXP FI_TXP FI_TXP FI_TXP FI_TXP U MI_RX#[0] MI_RX#[] MI_RX#[] MI_RX#[] MI_RX[0] MI_RX[] MI_RX[] MI_RX[] MI_TX#[0] MI_TX#[] F MI_TX#[] H MI_TX#[] MI_TX[0] F MI_TX[] E MI_TX[] MI_TX[] E FI_TX#[0] FI_TX#[] 9 FI_TX#[] FI_TX#[] FI_TX#[] E9 FI_TX#[] F FI_TX#[] FI_TX#[] FI_TX[0] FI_TX[] 0 FI_TX[] FI_TX[] FI_TX[] E0 FI_TX[] F0 FI_TX[] 9 FI_TX[] F FI_FYN[0] E FI_FYN[] FI_INT F FI_LYN[0] FI_LYN[] MI Intel(R) FI PI EXPRE -- RPHI PE_IOMPI PE_IOMPO PE_ROMPO PE_RI PE_RX#[0] PE_RX#[] PE_RX#[] PE_RX#[] PE_RX#[] PE_RX#[] PE_RX#[] PE_RX#[] PE_RX#[] PE_RX#[9] PE_RX#[0] PE_RX#[] PE_RX#[] PE_RX#[] PE_RX#[] PE_RX#[] PE_RX[0] PE_RX[] PE_RX[] PE_RX[] PE_RX[] PE_RX[] PE_RX[] PE_RX[] PE_RX[] PE_RX[9] PE_RX[0] PE_RX[] PE_RX[] PE_RX[] PE_RX[] PE_RX[] PE_TX#[0] PE_TX#[] PE_TX#[] PE_TX#[] PE_TX#[] PE_TX#[] PE_TX#[] PE_TX#[] PE_TX#[] PE_TX#[9] PE_TX#[0] PE_TX#[] PE_TX#[] PE_TX#[] PE_TX#[] PE_TX#[] PE_TX[0] PE_TX[] PE_TX[] PE_TX[] PE_TX[] PE_TX[] PE_TX[] PE_TX[] PE_TX[] PE_TX[9] PE_TX[0] PE_TX[] PE_TX[] PE_TX[] PE_TX[] PE_TX[] K J J F F E 0 J H H F E F F L M M M0 L K M9 J K9 H0 H9 F9 E 9 L M M L0 M K M H K 0 9 F E PE_OMP PE_RI R 9.9_F 00 R 0_F 00 If PIe raphics is not implemented, the TX/RX pairs can be left as No onnect. PU OKET_99P FOX_PZ99--0F FOXONN R (MI,PE,FI) HON HI Precision Ind. o., Ltd. P - R& ivision ize ocument Number Rev M90&M90 L Model ate: Tuesday, ecember 9, 009 heet of

4 Layout Note: omp0, connect with Zo=9.9 ohm, omp, connect with Zo=0 ohm, In order to minimize resistance, use thick traces to route all OMP signals, use 0-mils (0.-mm) wide trace for routing less than 00 mils (. mm), or 0-mils (0.0-mm) wide trace for routing between 00 mils (. mm) and 000 mils (. mm). Keep 0-mils (0.0-mm) spacing to any other signals in order to minimize crosstalk. MP, PM_THRMTRIP# VT H_PUPWR H_PM_YN H_PEI PROHOT# PM_RM_PWR R9 0_F 00 R0 0_F 00 R 9.9_F 00 R 9.9_F 00 0MIL TP0 R99 00 KTO# H_TERR# H_PEI PROHOT# OMP OMP OMP OMP0 PM_THRMTRIP#_ H_PURT#_R H_PM_YN H_PUPWR H_PUPWR VTTPWROO R_LK R_LK# M_ROMP0 R 00_F 00 M_ROMP R.9_F 00 M_ROMP R 0_F 00 T XP_PRY# P XP_PREQ# N XP_TLK P XP_TM T XP_TRT# XP_TI_R XP_TO_R XP_TI_M XP_TO_M N XP_REET# J PM#0 K PM# K PM# J PM# J PM# H PM# K PM# H PM# LK_ITP LK_ITP# R_RMRT#_Q R0 00 R N_ 00 R N_ 00 R 00 TP 0MIL TP 0MIL PM_EXTT#0 PM_EXTT# TP 0MIL +VRUN R9 N J 00 LK_PH_PU_LK LK_PU_LK 9 LK_PU_LK# 9 LK_PH_PU_LK# LK_EXP_P LK_EXP_N LK_P_P LK_P_N +_0V_VTT XP_TO_R TP 0MIL R90 _J 00 XP_TM R N J 00 TP 0MIL XP_TI_R R9 N J 00 TP 0MIL XP_PREQ# R0 N J 00 TP 0MIL XP_TLK TP 0MIL R N J 00 XP_TRT# R _J 00 TP9 0MIL TP0 0MIL TP 0MIL +_0V_VTT OVT_E# +VRUN 00 XP_TO_M XP_TI_M R.K_J 00 +_0V_VTT PROHOT# JT Mapping -can hain (efault),,0, UF_PLT_RT# R9.K_F 00 UF_PLT_RT#_R +VRUN +VRUN R_RMRT#_Q For Intel Power Reduction issue R_RMRT# +_VU R_RMRT# 0, For Intel Power Reduction issue +_VRUN +VLW,,, RUN_PWR RUN_PWR VTTPWROO R99 00K_J 00 VT RT_TE VT R90 N_.K_F 00 PM_RM_PWR RUN_PWR,,, VT H_TERR# H_PURT#_R +_0V_VTT 0.0U_V_K 00_XR 0.U_.V_K 00_XR U T OMP T T H K T N K P L N N TERR# PEI PROHOT# THERMTRIP# REET_O# VPWROO_ VPWROO_0 PM_RM_PWR K M_RMPWROK M 0MIL TP9 TPPWROO M OMP OMP OMP0 KTO# PM_YN VTTPWROO TPPWROO MI THERML PWR MNEMENT LOK R MI JT & PM LK LK# LK_ITP LK_ITP# PE_LK PE_LK# PLL_REF_LK PLL_REF_LK# M_RMRT# M_ROMP[0] M_ROMP[] M_ROMP[] PM_EXT_T#[0] PM_EXT_T#[] PRY# PREQ# TK TM TRT# TI TO TI_M TO_M R# PM#[0] PM#[] PM#[] PM#[] PM#[] PM#[] PM#[] PM#[] R0 T0 E F L M N N P T9 R R9 P9 Q R9 R9 0K_J 0K_J PM_EXTT#0 0 PM_EXTT# 0, R9 00 R R_LERT# N_.K_F 00 N00W R99 00 Q R _J 00 N00W L RTIN# R9 0_F 00 PU OKET_99P FOX_PZ99--0F R9 N_ 00 Q N00W R 0K_J 00 U 0.U_.V_K 00_XR VTTPW_R R K_F 00 H0W R9 00.K_F H0W U R 9.9_F 00 R K_F K_J R9 00 0_F R9 R9 0K_J 00 R9 N J 00 R90 N_ 00 FOXONN HON HI Precision Ind. o., Ltd. P - R& ivision R (LK,MI,JT) M90&M90 L Model ize ocument Number Rev ate: Tuesday, ecember 9, 009 heet of

5 U U 0 M Q[:0] M 0 M M M # M R# M WE# M Q0 0 M Q 0 M Q M Q M Q 0 M Q 0 M Q E0 M Q M Q M Q9 F0 M Q0 E M Q F M Q E9 M Q M Q E M Q M Q H0 M Q M Q K M Q9 J M Q0 M Q 0 M Q J M Q J0 M Q L M Q M M Q M M Q L9 M Q L M Q9 K M Q0 N M Q P9 M Q H M Q F M Q K M Q K M Q F M Q M Q J M Q9 J M Q0 J0 M Q J9 M Q L0 M Q K M Q K M Q L M Q K M Q L M Q N M Q9 M0 M Q0 R M Q L M Q M9 M Q N9 M Q T M Q P M Q M M Q N M Q M M Q9 T M Q0 T M Q L M Q R M Q P U E E9 _Q[0] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[9] _Q[0] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[9] _Q[0] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[9] _Q[0] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[9] _Q[0] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[9] _Q[0] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[9] _Q[0] _Q[] _Q[] _Q[] _[0] _[] _[] _# _R# _WE# R YTEM MEMORY _K[0] _K#[0] _KE[0] _K[] _K#[] _KE[] _#[0] _#[] _OT[0] _OT[] _M[0] _M[] _M[] _M[] _M[] _M[] _M[] _M[] _Q#[0] _Q#[] _Q#[] _Q#[] _Q#[] _Q#[] _Q#[] _Q#[] _Q[0] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[] _M[0] _M[] _M[] _M[] _M[] _M[] _M[] _M[] _M[] _M[9] _M[0] _M[] _M[] _M[] _M[] _M[] P Y Y P E E F9 9 H M M N0 N 9 F J9 N9 H K9 P T F9 H9 M9 H K0 N R Y W V 9 V T Y9 U T U T V9 M Q[:0] _K[0] W M_LK_R M_LK_R0 0 M Q0 _K#[0] W9 M_LK_R# M_LK_R#0 0 M Q _Q[0] _KE[0] M M_KE M_KE0 0 M Q _Q[] M Q _Q[] M Q _Q[] _K[] V M_LK_R E M Q _Q[] _K#[] V M_LK_R# M_LK_R 0 M Q _Q[] _KE[] M M_KE M_LK_R# 0 M Q _Q[] M_KE 0 M Q _Q[] M Q9 _Q[] M Q0 _Q[9] F M Q _Q[0] _#[0] M_# M_#0 0 F M Q _Q[] _#[] M_# M_# 0 M Q _Q[] F M Q _Q[] F M Q _Q[] M Q _Q[] _OT[0] M_OT M_OT0 0 H M Q _Q[] _OT[] M_OT M_OT 0 M Q _Q[] J M Q9 _Q[] J M Q0 _Q[9] M Q _Q[0] M M0 M M[:0] M Q _Q[] _M[0] J M M M Q _Q[] _M[] E M M M M0 M M[:0] 0 J M Q _Q[] _M[] H J M M M M M Q _Q[] _M[] K K M M M M M Q _Q[] _M[] H L M M M M M Q _Q[] _M[] L M M M M M M Q _Q[] _M[] R K M M M M M Q9 _Q[] _M[] T K M M M Q0 _Q[9] M M M M Q _Q[0] N M Q _Q[] F M Q _Q[] M Q _Q[] M Q#[:0] J M Q#0 M Q _Q[] _Q#[0] M Q# M Q#[:0] 0 K M Q#0 M Q _Q[] _Q#[] F M Q# M Q# M Q _Q[] _Q#[] J M Q# M Q# M Q _Q[] _Q#[] L J M Q# M Q# M Q9 _Q[] _Q#[] H H M Q# M Q# M Q0 _Q[9] _Q#[] L K M Q# M Q# M Q _Q[0] _Q#[] R K M Q# M Q# M Q _Q[] _Q#[] R M M Q# M Q _Q[] N M Q _Q[] K M Q _Q[] K M Q _Q[] M Q[:0] 0 M M Q[:0] M Q _Q[] M M Q0 M Q _Q[] P M Q0 M Q M Q9 _Q[] _Q[0] N M Q M Q M Q0 _Q[9] _Q[] E T M Q M Q M Q _Q[0] _Q[] H N M Q M Q M Q _Q[] _Q[] M N M Q M Q M Q _Q[] _Q[] N M Q M Q M Q _Q[] _Q[] L T M Q M Q M Q _Q[] _Q[] P T M Q M Q _Q[] _Q[] R N M Q _Q[] P M Q _Q[] M [:0] 0 P M Q9 _Q[] T9 M 0 M Q0 _Q[9] T M M Q _Q[0] P9 M M Q _Q[] M [:0] R0 M M Q _Q[] T0 M 0 M Q[] _M[0] U M M M[] V M M M[] T M M M[] V M M M[] R M M 9 M 0 _[0] _M[] T M M 0 M W _[] _M[] R M M M R _[] _M[] R M M M[] R M 9 M M[9] R M 0 M M # _# _M[0] M M M R# Y _R# _M[] P M M WE# _WE# _M[] R M M[] F M M[] P M M[] N R YTEM MEMORY - PU OKET_99P FOX_PZ99--0F PU OKET_99P FOX_PZ99--0F FOXONN R (R) HON HI Precision Ind. o., Ltd. P - R& ivision ize ocument Number Rev M90&M90 L Model ate: Tuesday, ecember 9, 009 heet of

6 (V) VHORE UF (V) (VTT) +_0V_VTT 09 U_.V_M 00_XR 90 U_.V_M 00_XR VHORE U_.V_M U_.V_M N_U_.V_M U_.V_M N_U_.V_M 00_XR 00_XR 00_XR 00_XR 00_XR VHORE 9 0U_0V_M 00_XR 90 0U_0V_M 00_XR VHORE U_.V_M U_.V_M U_.V_M N_U_.V_M 00_XR 00_XR 00_XR 00_XR VHORE U_.V_M U_.V_M U_.V_M U_.V_M 00_XR 00_XR 00_XR 00_XR U_0V_M 0U_0V_M 0U_0V_M N_U_.V_M 00_XR 00_XR 00_XR 00_XR VHORE 9 0U_0V_M 00_XR 9 0U_0V_M 00_XR 9 0U_0V_M 00_XR VHORE VHORE 9 0U_0V_M 00_XR 9 0U_0V_M 00_XR 9 0U_0V_M 00_XR 9 0U_0V_M 00_XR 9 0U_0V_M 00_XR P_0V_J 00_NPO 9 0U_0V_M 00_XR 99 0U_0V_M 00_XR 9 0U_0V_M 00_XR For RF Noise P_0V_J 00_NPO 0 9 F F F F F F0 F9 F F F Y Y Y Y Y Y0 Y9 Y Y Y V V V V V V0 V9 V V V U U U U U U0 U9 U U U R R R R R R0 R9 R R R P P P P P P0 P9 P P P V V V V V V V V V9 V0 V V V V V V V V V9 V0 V V V V V V V V V9 V0 V V V V V V V V V9 V0 V V V V V V V V V9 V0 V V V V V V V V V9 V0 V V V V V V V V V9 V0 V V V V V V V V V9 V0 V V V V V V V V V9 V90 V9 V9 V9 V9 V9 V9 V9 V9 V99 V00 PU ORE UPPLY POWER ENE LINE PU VI.V RIL POWER VTT0_ VTT0_ VTT0_ VTT0_ VTT0_ VTT0_ VTT0_ VTT0_ VTT0_9 VTT0_0 VTT0_ VTT0_ VTT0_ VTT0_ VTT0_ VTT0_ VTT0_ VTT0_ VTT0_9 VTT0_0 VTT0_ VTT0_ VTT0_ VTT0_ VTT0_ VTT0_ VTT0_ VTT0_ VTT0_9 VTT0_0 VTT0_ VTT0_ VTT0_ VTT0_ VTT0_ VTT0_ VTT0_ VTT0_ VTT0_9 VTT0_0 VTT0_ VTT0_ VTT0_ VTT0_ PI# VI[0] VI[] VI[] VI[] VI[] VI[] VI[] PRO_PRLPVR VTT_ELET IENE V_ENE V_ENE VTT_ENE V_ENE_VTT H H H H0 J J H H F F F F E E F0 E0 0 0 Y0 W0 U0 T0 J J J J N K K K L L M M M PM_PRLPVR N J J VTT_ELET VENE VENE V_ENE_VTT 9 0U_0V_M 00_XR 9 0U_0V_M 00_XR +_0V_VTT_ +_0V_VTT_ PI#, VI0, VI, VI, VI, VI, VI, VI, TP9 0MIL 9 U_.V_M 00_XR IMVP_IMON VTT_ENE TP 0MIL 9 0U_0V_M 00_XR 9 0U_0V_M 00_XR 9 0U_0V_M 00_XR 0 U_.V_M 00_XR (V) (VTT) MP 9 N_0U_0V_M 00_XR 9 0U_0V_M 00_XR R 00 R9 00 VHORE 99 N_0U_0V_M 00_XR R 00_F 00 R9 00_F U_0V_M 00_XR +_0V_VTT +_0V_VTT PM_PRLPVR, VENE VENE U_.V_M 00_XR 0 U_.V_M 00_XR 9 U_.V_M 00_XR +_0V_VTT PU OKET_99P FOX_PZ99--0F FOXONN R (POWER) HON HI Precision Ind. o., Ltd. P - R& ivision ize ocument Number Rev ustom M90&M90 L Model ate: Tuesday, ecember 9, 009 heet of

7 FXORE (R ipu) U P + 00U_.V_M (V) (VTT) +_0V_VTT P9 + 00U_.V_M U_.V_M U_.V_M 00_XR 00_XR P0 + N 00U_.V_M +_0V_VTT U_.V_M 00_XR 9 0U_0V_M 00_XR U_.V_M 00_XR 9 0U_0V_M 00_XR U_.V_M 00_XR U_.V_M 00_XR 9 U_.V_M 00_XR U_.V_M 00_XR T T9 T T R R9 R R P P9 P P N N9 N N M M9 M M L L9 L L K K9 K K J J9 J J H H9 H H J J H K J J J H F E E VX VX VX VX VX VX VX VX VX9 VX0 VX VX VX VX VX VX VX VX VX9 VX0 VX VX VX VX VX VX VX VX VX9 VX0 VX VX VX VX VX VX VTT_ VTT_ VTT_ VTT_ VTT_9 VTT_0 VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ RPHI FI PE & MI POWER ENE LINE RPHI VIs R -.V RIL.V.V VX_ENE VX_ENE FX_VI[0] FX_VI[] FX_VI[] FX_VI[] FX_VI[] FX_VI[] FX_VI[] FX_VR_EN FX_PRLPVR FX_IMON VQ VQ VQ VQ VQ VQ VQ VQ VQ9 VQ0 VQ VQ VQ VQ VQ VQ VQ VQ VTT0_9 VTT0_0 VTT0_ VTT0_ VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ VPLL VPLL VPLL R T M P N P M P N R T M J F E E Y W W U T T P N N L H P0 N0 L0 K0 J J0 J H H0 H9 L L M U_0V_K 00_XR 9 U_0V_K 00_XR FX_V_ENE FX_V_ENE FX_VI0 FX_VI FX_VI FX_VI FX_VI FX_VI FX_VI FX_VR_EN FX_IMON U_0V_K 00_XR 90 0U_0V_M 00_XR 0 U_.V_M 00_XR 9 U_0V_K 00_XR U_0V_K 00_XR 99 0U_0V_M 00_XR 9 U_.V_M 00_XR 9 U_0V_K 00_XR 9.U_0V_M 00_XR R0 N_0K_J 00 (VQ) 0 U_0V_K 00_XR +_0V_VTT 9.U_0V_K 00_XR VT U_.V_M 00_XR (V) (VTT) +_0V_VTT U_.V_M 00_XR +_VRUN + P U_.V_M N_00U_.V_M 00_XR. (VPLL) +_VRUN PU OKET_99P FOX_PZ99--0F FOXONN HON HI Precision Ind. o., Ltd. P - R& ivision R (RPHI POWER) ize ocument Number Rev ustom M90&M90 L Model ate: Tuesday, ecember 9, 009 heet of

8 UH T0 V T V R V R V R V R V R V R0 V R V9 R V0 R V R9 V R V R V P0 V P V P V P0 V P V9 P V0 P V N V N V N V N0 V N V M9 V M V M V9 M0 V0 M V M V M V M V M V M V L V L V L V9 L0 V0 L V L V L9 V L V L V K9 V K V K V K0 V9 K V0 J V J V J0 V J V J V J V J V J V J V9 H V0 H V H V H V H V H0 V H9 V H V H V H V9 H0 V0 H V H V H9 V H V H V 0 V F V F V F V9 E V0 V V V V V V V V V V9 V90 V9 V9 V9 V9 V9 V9 V9 V9 V99 V00 V0 V0 V0 V0 V0 V0 V0 V0 V09 V0 V V V V V V V V V9 V0 V V V V V V V V V9 V0 V V V V V V V V V9 V0 V V V V V V V V V9 V0 V V V V V V V V V9 V0 E E E E E0 E9 E E E E Y Y Y W W W W W W0 W9 W W W W V0 U U U T T T T T T0 T9 T T T T R0 P P P N N N N N N0 N9 N N N N M0 L L L9 L L L K K K0 UI K V K9 V K V K V J V J0 V J V J9 V H V9 H V0 H V H V H V H V H V H V H V H V H V9 H V0 H V V V 0 V 9 V V V F0 V F V9 F V90 F V9 F9 V9 F V9 E V9 E V9 E9 V9 E V9 E V9 E V99 E V00 E V0 E V0 E V0 E V0 V0 0 V0 V0 9 V0 V09 V0 V V 9 V V V V 0 V 9 V V9 V0 V V V V V V V V V9 9 V0 V V 9 V V NTF V_NTF V_NTF V_NTF V_NTF V_NTF V_NTF V_NTF T T R TP_MP_V_NTF TP_MP_V_NTF TP_MP_V_NTF TP_MP_V_NTF TP 0MIL TP 0MIL TP0 0MIL TP0 0MIL PU OKET_99P FOX_PZ99--0F PU OKET_99P FOX_PZ99--0F FOXONN R (N) HON HI Precision Ind. o., Ltd. P - R& ivision ize ocument Number Rev ustom M90&M90 L Model ate: Thursday, ecember, 009 heet of

9 PI Express onfiguration elect F0 : ingle PE 0 : ifurcation enable 9 The VIL Voltage pecification for F[0] Pin is in Violation of the E Value by a Large mount The larksfield E Vol documents the F[:0] pins for PI Express Port ifurcation, the straps may not work correctly when using a pull down resistor of value other than 0 Ohms to drive a value of zero on the F[0] pin. When left floating a value of one is sensed and there is no impact in this case. F0 R N_.0K_F 00 0MIL TP0 0MIL TP0 0MIL TP0 0MIL TP0 0MIL TP0 0MIL TP09 0MIL TP 0MIL TP 0MIL TP 0MIL TP 0MIL TP00 0MIL TP0 0MIL TP0 0MIL TP0 UE P RV L RV L RV L RV J RV 9 RV M RV L RV J RV9 H RV0 RV RV E RV E0 RV RV RV RV RV RV RV_NTF_ RV RV9 RV_NTF_0 RV_NTF_ RV_NTF_ RV_NTF_ J J H K L R J J P T T R VT TP 0MIL TP0 0MIL TP 0MIL TP 0MIL TP 0MIL F PI Express tatic Lane Reversal F : Normal Operation 0 : Lane Numbers Reversed ->0, ->,... F R N_.0K_F 00 0MIL TP 0MIL TP0 0MIL TP 0MIL TP 0MIL TP 0MIL TP 0MIL TP 0MIL TP 0MIL TP 0MIL TP 0MIL TP 0MIL TP 0MIL TP 0MIL TP 0MIL TP F0 F F F M0 M P L L0 M N9 M K K K J N0 N J J9 J0 K0 H F[0] F[] F[] F[] F[] F[] F[] F[] F[] F[9] F[0] F[] F[] F[] F[] F[] F[] F[] RV_TP_ REERVE RV RV RV RV RV9 RV0 RV RV RV RV_NTF_ RV_NTF_ RV_NTF_ RV_NTF_ RV RV_TP_9 RV_TP_0 KEY RV RV RV RV L L9 P0 P L T T P R T T P R R E F J H VT F isplay Port Presence F : isabled ; No Physical isplay Port attached to Embedded isplay Port 0 : Enable ; n external isplay Port device is connected to the Embedded isplay Port F F R N_.K_J 00 0MIL TP R 00 R 00 VT U9 T9 9 9 J9 J RV RV RV RV RV9 RV0 RV RV RV_NTF_ RV_NTF_ RV RV RV_NTF_ RV_NTF_9 RV_NTF_0 RV_NTF_ RV_TP_ RV_TP_ RV_TP_ RV_TP_9 RV_TP_0 RV_TP_ RV_TP_ RV_TP_ RV_TP_ RV_TP_ RV_TP_ RV_TP_ RV_TP_ RV_TP_9 RV_TP_0 RV_TP_ RV_TP_ RV_TP_ RV_TP_ RV_TP_ R R9 E V V N W W N E 9 TP 0MIL TP 0MIL TP 0MIL TP 0MIL TP 0MIL TP 0MIL TP 0MIL TP 0MIL TP9 0MIL TP0 0MIL TP 0MIL TP 0MIL TP 0MIL TP 0MIL TP 0MIL TP 0MIL TP9 0MIL TP0 0MIL TP 0MIL TP 0MIL V P R9 N_.0K_F 00 PU OKET_99P FOX_PZ99--0F R 00 V (P) can be left N is R implementation; E/ recommendation to N 00 PI Express Interface May Not Meet PI Express.0 Jitter pecifications Intel has determined that the workaround (.0K pull down to Vss on signal F[]) is not robust. Intel recommends not implementing this workaround at this time (F[] should not be pulled down). Intel recommends not to test for PI-E Express.0 Jitter specification compliance for the affected steppings. FOXONN R (REERVE) HON HI Precision Ind. o., Ltd. P - R& ivision ize ocument Number Rev M90&M90 L Model ate: Thursday, ecember, 009 heet 9 of

10 MFIX MFIX MFIX MFIX FOX_H0E-LH HEER_P IH_ITLK IH_TO IH_REET# tpc0b_0 TP N RT RT HOL0# PI0_MIO_R H_PKR IH_YN H_OK_RT# RT_KX_R 0 R 00 P_0V_K_N 00_NPO RTRT# JT_TK M_INTRUER# R _J 00 0MIL H_OE_ITLK 9 TP +VLW P_0V_J 00_NPO V0 9 RTRT# VccRT R _J 00 R K_J 00 +EV R0 0_F 00 R9 0_F 00 R _J 00 0W H_OE_YN ~m R M_J 00 VRT tuff for No-reboot Low=efault High=No-reboot P_0V_J 00_NPO For EMI U_.V_M 00_XR R9 0K_F 00 MP H_OE_TOUT 9 H_OE_RT# 9 R _J 00 +VRUN +VRUN VRT 9 H_PKR RT_KX RTRT# IH_ITLK IH_YN IH_REET# IH_TO H_OK_EN# INTVRMEN H_PKR H_OK_RT# JT_TK JT_TM JT_TI JT_TO JT_RT# PI0_LK PI_ROM_0# PI0_MOI PI_MIO_L LP_0 LP_ LP_ LP_ LP_FRME# LP_RQ#0 TP0 INT_ERIRQ V_T T0P TP T_RXN0 T_RXP0 T_TXN0 T_TXP0 T_RXN T_RXP T_TXN T_TXP INT_ERIRQ R 0K_J 00 T0P R90 0K_J 00 TP R9 0K_J 00 R _F 00 PI_MIO_L N_0.U_V_Y 00_YV U9 PI ROM-0 V0 9 U_.V_K 00_XR R 0K_J 00 Y.KHZ_.P_0PPM QM00000 R9 N_0K_J 00 +VRUN The traces inside this block should be wider. P_0V_K_N 00_NPO VT RT_KX JP OPEN_JUMP_OPEN R99 N_K_J 00 U_.V_M 00_XR R90 _J 00 R9 0K_J 00 R 00 N_0W V0 mils R9 0K_F 00 0MIL TP 0MIL TP0 0MIL TP9 R9 0M_J 00 9 H_OE_TIN0 0MIL TP0 0MIL TP 0MIL TP_H_IN TP 0MIL TP 0MIL TP 0MIL TP9 0 9 P 0 0 F0 E F 9 H J0 M K K J J V Y Y V U9 RTX RTX RTRT# RTRT# INTRUER# INTVRMEN H_LK H_YN PKR H_RT# H_IN0 H_IN H_IN H_IN H_O Ibexpeak-M RT IH H_OK_EN# / PIO H_OK_RT# / PIO JT_TK JT_TM JT_TI JT_TO JT_RT# PI_LK PI_0# PI_# PI_MOI PI_MIO PI JT LP T FWH0 / L0 FWH / L FWH / L FWH / L FWH / LFRME# LRQ0# LRQ# / PIO ERIRQ T0RXN T0RXP T0TXN T0TXP TRXN TRXP TTXN TTXP TRXN TRXP TTXN TTXP TRXN TRXP TTXN TTXP TRXN TRXP TTXN TTXP TRXN TRXP TTXN TTXP TIOMPO TIOMPI TLE# T0P / PIO TP / PIO9 F 9 K K K K9 H H H9 H F F9 F F H H F F 9 F F T Y9 V 0MIL T_RXN T_RXP T_TXN T_TXP LP_0,0 LP_,0 LP_,0 LP_,0 LP_FRME#,0 LP_RQ#0 0 INT_ERIRQ,0 R._F 00 +VRUN R90 N_0K_J 00 T_RXN0 T_RXP0 T_TXN0 T_TXP0 T_RXN T_RXP T_TXN T_TXP T_RXN T_RXP T_TXN T_TXP VT T_LE# +.0V_V_T +VRUN FW_HW M_FLH0_EN +VRUN N_0.U_.V_K 00_XR +EV R_INERT0 +EV PI0_LK PI0_MOI PI0_MIO_R PI_ROM_0# M_FLH0_EN R_INERT0 For RF verification, del these cap. in VT if these cap. do not use. +VRUN +EV +VLW [H_OK_EN#/PIO] Low (0) Flash escriptor ecurity will be overridden. lso, when this signals is sampled on the rising edge of PWROK then it will also disable Intel ME and its features. High () ecurity measure defined in the Flash escriptor will be enabled R 0 00 EXTERNL PI0 ROM INTERFE(FOR U9) PI_ROM_0# R N_0K_J 00 N_0.U_.V_K 00_XR R N_.K_J R 00 N_0.U_.V_K 00_XR R K_J 00 Q N00W VT PI0_# U N_MHTT R 00 N FOX_RF0-0-F N_FP_P 9 N_0.U_.V_K 00_XR MP MP H_OK_EN# R N_K_J 00 0 N_0.U_.V_K 00_XR +_0V_VTT N_0.U_.V_K 00_XR V0.U_0V_K U_0V_K 00_XR 00_XR R9.K_J 00 R N_K_J 00 PI0_# PI0_MIO_R WP#0 U9 # V O/IOHOL#/IO WP#/IO LK N I/IO0 FLH_OI-P_M WQVI V0 HOL0# PI0_LK PI0_MOI VT U9 Normal upport - Mbit (-W0-000) K_J 00K_J 00K_J R9 R9 R9 PI0_MOI PI0_LK PI0_# VT FOXONN PH (H,JT,T) HON HI Precision Ind. o., Ltd. P - R& ivision ize ocument Number Rev ustom M90&M90 L Model Tuesday, ecember 9, 009 ate: heet of 0

11 +VLW PI-E Port Table Port Function Port WLN Port Ricoh RU Port be LN Port N Port N Port Expressard/ (PIE) Port N Port N WLN_RXN WLN_RXP WLN_TXN WLN_TXP R_RXN R_RXP R_TXN R_TXP LN_RXN LN_RXP 9 LN_TXN 0.U_.V_K 00_XR 0 0.U_.V_K 00_XR LN_TXP 0MIL TP0 0MIL TP0 0MIL TP0 0MIL TP0 EXPRE_RXN EXPRE_RXP EXPRE_TXN EXPRE_TXP 9 0.U_.V_K 00_XR 90 0.U_.V_K 00_XR 0 0.U_.V_K 00_XR 0 0.U_.V_K 00_XR VT 0.U_.V_K 00_XR 0.U_.V_K 00_XR WLN_TXN_ WLN_TXP_ R_TXN_ R_TXP_ LN_TXN_ LN_TXP_ 0 J0 F9 H9 W U0 T0 U V E F H J W EXPRE_TXN_ EXPRE_TXP_ T U U V U9 PERN PERP PETN PETP PERN PERP PETN PETP PERN PERP PETN PETP PERN PERP PETN PETP PERN PERP PETN PETP PERN PERP PETN PETP PERN PERP PETN PETP PI-E* Mus ontroller Link MLERT# / PIO MLK MT ML0LERT# / PIO0 ML0LK ML0T MLLERT# / PIO MLLK / PIO MLT / PIO L_LK L_T L_RT# PE LKRQ# / PIO LKOUT_PE N LKOUT_PE P 9 H J M E0 T T T9 H WKE_I# M_LK_R M_T_R PIO0 ML0_LK ML0_T LP_PI_INTR# M_THRM_LK M_THRM_T LK_PE# LK_PE WKE_I# PH EEPROM/K/IMM/Expressard L M_THRM_LK, M_THRM_T, PE LKREQ# 00 0K_J R TP0 0MIL TP 0MIL +VLW E/Thermal ensor/dpu PIO0 WKE_I# LP_PI_INTR# ML0_LK ML0_T R9.K_J 00 R9 0K_J 00 R9 0K_J 00 R90 0K_J 00 R90.K_J 00 R90.K_J 00 +VRUN R9.K_J 00 VT +VU +VLW +VRUN +VRUN +VRUN +VRUN +_0V_VTT +VLW R9 0K_J 00 R WLN_LKREQ# R_LK_REQ# R_LK_REQ# R 0K_J 00 LK_REQ_LN# R9 0K_J 00 R N_0K_J N_0K_J EXPRE_ET# 00 R9 0K_J 00 R R0 0K_J R 0K_J 00 N_0K_J WLN_LKREQ# 00 R_LK_REQ# LK_REQ_LN# PIELKRQ# PIELKRQ# EXPRE_ET# LK_PIE_WLN# LK_PIE_WLN LK_PIE_R# LK_PIE_R LK_PIE_LN# LK_PIE_LN LK_PIE_EXPRE# LK_PIE_EXPRE +VLW RP9 0 00_PR R_PIE_WLN# R_PIE_WLN RP 0 00_PR R_PIE_LN# R_PIE_LN VT WLN_LKREQ# RP 0 00_PR R_PIE_R# R_PIE_R 0MIL TP R_LK_REQ# LK_REQ_LN# VT RP 0 00_PR R_PIE_EXPRE# R_PIE_EXPRE EXPRE_ET# VT R 0K_J 00 PIELKRQ# PIELKRQ# PE LKREQ# J J K K P9 M M U M M N H H M M M9 J0 J H K K P PERN PERP PETN PETP LKOUT_PIE0N LKOUT_PIE0P PIELKRQ0# / PIO LKOUT_PIEN LKOUT_PIEP PIELKRQ# / PIO LKOUT_PIEN LKOUT_PIEP PIELKRQ# / PIO0 LKOUT_PIEN LKOUT_PIEP PIELKRQ# / PIO LKOUT_PIEN LKOUT_PIEP PIELKRQ# / PIO LKOUT_PIEN LKOUT_PIEP PIELKRQ# / PIO LKOUT_PE N LKOUT_PE P PE LKRQ# / PIO Ibexpeak-M M_LK_R M_T_R From LK UFFER lock Flex U V L V PE WP 0 EEPROM_OP-_x HTL0 Mus ddress: EH LKOUT_MI_N LKOUT_MI_P LKOUT_P_N / LKOUT_LK_N LKOUT_P_P / LKOUT_LK_P LKIN_MI_N LKIN_MI_P LKIN_LK_N LKIN_LK_P LKIN_OT_9N LKIN_OT_9P LKIN_T_N / K_N LKIN_T_P / K_P +VRUN REFLKIN LKIN_PILOOPK XTL_IN XTL_OUT XLK_ROMP LKOUTFLEX0 / PIO LKOUTFLEX / PIO LKOUTFLEX / PIO LKOUTFLEX / PIO 0.U_V_Y 00_YV N N T T W P P F E H H P J H H F T P T N0 XTL_IN XTL_OUT XLK_ROMP VT LK_EXP_N LK_EXP_P LK_P_N LK_P_P LK_MI_PH# 9 LK_MI_PH 9 LK_PH_LK# 9 LK_PH_LK 9 REFLK# 9 REFLK 9 LK_PIE_T# 9 LK_PIE_T 9 REF_M_PH 9 LK_PI_F R 90.9_F 00 +_0VRUN_V XTL_IN XTL_OUT alpella Platform esign uide - ddendum / Update Rev.. (oc #0).). XTL_IN should be pulled to N via a 0ohm by default. This pull-down resistor on XTL_IN should only be un-stuffed when MHz crystal is used. REFLK# REFLK M_LK_R M_T_R LK_MI_PH# LK_MI_PH LK_PH_LK# LK_PH_LK LK_PIE_T# LK_PIE_T REF_M_PH FOXONN M_LK_R 9,0,, M_T_R 9,0,, HON HI Precision Ind. o., Ltd. P - R& ivision ize PH (PI-E,MU,LK) ocument Number Rev ustom N_0K_J R9 00 VT M90&M90 L Model 009//9 dd reserve 0k pull-low resistor for Intel FIM function R N_ 00 R M_J 00 R 00 N_0K_J R9 00 N_0K_J R9 00 N_0K_J R9 00 N_0K_J R9 00 N_0K_J R N_0K_J R99 00 N_0K_J R99 00 MHZ_0P_0PPM ITTI_L Y P_0V_J 00_NPO N_0K_J R P_0V_J 00_NPO Tuesday, ecember 9, 009 ate: heet of

12 For isable rrandale raphic In addition, FI_RXN_[:0] and FI_RXP_[:0] can be left floating on the PH. FI_TX[:0] and FI_TX#[:0] can be left floating on the rrandale. The FX_IMON,FI_FYN[0], FI_FYN[], FI_LYN[0], FI_LYN[], and FI_INT signals on the rrandale side should be tied to N (through -k ±% resistors). U9 +.0V_V_EXP MI_RXN0 MI_RXN MI_RXN MI_RXN MI_RXP0 MI_RXP MI_RXP MI_RXP MI_TXN0 MI_TXN MI_TXN MI_TXN MI_TXP0 MI_TXP MI_TXP MI_TXP MI_RXN0 MI_RXN MI_RXN MI_RXN MI_RXP0 MI_RXP MI_RXP MI_RXP MI_TXN0 MI_TXN MI_TXN MI_TXN MI_TXP0 MI_TXP MI_TXP MI_TXP J W0 J0 0 0 E F 0 E H 0 MI0RXN MIRXN MIRXN MIRXN MI0RXP MIRXP MIRXP MIRXP MI0TXN MITXN MITXN MITXN MI0TXP MITXP MITXP MITXP FI_RXN0 FI_RXN FI_RXN FI_RXN FI_RXN FI_RXN FI_RXN FI_RXN FI_RXP0 FI_RXP FI_RXP FI_RXP FI_RXP FI_RXP FI_RXP FI_RXP FI_INT H J E F W J FI_TXN0 FI_TXN FI_TXN FI_TXN FI_TXN FI_TXN FI_TXN FI_TXN FI_TXP0 FI_TXP FI_TXP FI_TXP FI_TXP FI_TXP FI_TXP FI_TXP FI_INT R 9.9_F 00 MI_OMP H F MI_ZOMP MI_IROMP MI FI FI_FYN0 FI_FYN FI_LYN0 F H J FI_FYN0 FI_FYN FI_LYN0 FI_LYN FI_LYN _RT# 0 _RT# T Y_REET# WKE# J PIE_WKE#,,,,, RUN_PWR +VRUN R9 N_0K_J 00, IMVP_PWR R9 00 PM_RM_PWR PM_RMRT# U_PWR_K PWRTN# MPWROK_R R9 N_ 00 LN_RT# _Present Y_PWROK U_PWR_K PWRTN# _Present R9.K_J 00 Y_PWROK M Y_PWROK PM_RMRT#_R PM_TLOW# PM_RI# PWROK R9 N_ 00 MPWROK_R K MEPWROK R90 N_ 00 LN_RT# 0 R9 0K_J 00 R9.K_J 00 R9.K_J 00 9 M P P F PWROK LN_RT# RMPWROK RMRT# U_PWR_K / PIO0 PWRTN# PREENT / PIO TLOW# / PIO RI# Ibexpeak-M ystem Power Management LKRUN# / PIO U_TT# / PIO ULK / PIO LP_# / PIO LP_# LP_# LP_M# TP PMYNH LP_LN# Y P F E H P K N J0 F PM_LKRUN# PM_U_TT# PM TTE# PM_LP_# PM_LP_# PM_LP_# PM_LP_ME# PM_LP_W# H_PM_YN PM_LP_LN# PM_LP_ME# PM_LKRUN#,0 PM_U_TT# 0 TP0 0MIL PM_LP_# PM_LP_# PM_LP_# PM_LP_ME# TP 0MIL H_PM_YN TP 0MIL TP 0MIL _RT# PM_LKRUN# R9.K_J 00 R9.K_J 00 PIE_WKE# PM_RI# R9 0K_J R90 0K_J PM_LP_LN# R9 N_0K_J 00 PM_TLOW# R9.K_J 00 U_PWR_K R90.K_J 00 _Present R9 0K_J 00 _RT# R9 N_.K_J 00 PM_RMRT# R9 0K_J 00 PWROK R 0K_J 00 +VRUN +VLW 0W PM_RMRT#_R PWROK 0W 9 0W LW_PWR, FOXONN PH (MI,FI,PIO) M90&M90 L Model HON HI Precision Ind. o., Ltd. P - R& ivision ize ocument Number Rev ate: Tuesday, ecember 9, 009 heet of

13 +VRUN M_INV_EN M_LV_EN T T U9 L_KLTEN L_V_EN VO_TVLKINN VO_TVLKINP J TP TP 0MIL 0MIL VT O_RXIN0+ O_RXIN+ O_RXIN+ EVEN_RXIN0- EVEN_RXIN- EVEN_RXIN- EVEN_LKIN- EVEN_LKIN+ O_LKIN- O_LKIN+ O_RXIN0- O_RXIN- O_RXIN- EVEN_RXIN0+ EVEN_RXIN+ EVEN_RXIN+ M_LK M_T M_RJ R.K_J 00 R09.K_J 00 R 0K_J 00 R9 0K_J 00 R9.K_F 00 M_HYN M_VYN M_LUE M_REEN M_RE alpella Platform esign uide - ddendum / Update Rev.. (oc #0).). L LK L T L_TRL_LK L_TRL_T 0MIL TP 0MIL TP M_LUE M_REEN M_RE R _J 00 M_HYN_R R _J 00 M_VYN_R R K_ 00 0MIL TP RT_IREF Y L_KLTTL L LK Y L T L_TRL_LK V L_TRL_T LV_I P9 LV_V LV_I 0MIL TP P LV_V 0MIL TP T LV_VREFH T LV_VREFL V LV_LK# V LV_LK Ibexpeak-M LV LV_T#0 LV_T# Y LV_T# V LV_T# LV_T0 0 LV_T Y9 LV_T V LV_T P LV_LK# P LV_LK Y LV_T#0 T9 LV_T# U LV_T# T LV_T# Y LV_T0 T LV_T U0 LV_T T LV_T RT_LUE RT_REEN RT_RE V RT LK V RT T Y RT_HYN Y RT_VYN _IREF RT_IRTN RT igital isplay Interface VO_TLLN VO_TLLP VO_INTN VO_INTP VO_TRLLK VO_TRLT P_UXN P_UXP P_HP P_0N P_0P P_N P_P P_N P_P P_N P_P P_TRLLK P_TRLT P_UXN P_UXP P_HP P_0N P_0P P_N P_P P_N P_P P_N P_P P_TRLLK P_TRLT P_UXN P_UXP P_HP P_0N P_0P P_N P_P P_N P_P P_N P_P J F H T T J U J 0 0 W Y9 9 E V0 E0 0 F H U0 U T J0 0 J F H E HMI_TRL_LK HMI_TRL_T TP9 TP9 P_HP P_N P_P P_N P_P P_0N P_0P P_N P_P TP9 TP TP TP TP TP 0MIL 0MIL 0MIL 0MIL 0MIL 0MIL HMI_TRL_LK HMI_TRL_T 0MIL 0MIL R 00 P_P 0.U_0V_K TM LK 00_XR P_N TM LK# 0.U_0V_K 00_XR P_P TM T 9 0.U_0V_K 00_XR P_N TM T# 90 0.U_0V_K 00_XR P_P TM T 0.U_0V_K 00_XR P_N TM T# 0.U_0V_K 00_XR P_0P TM T0 0.U_0V_K 00_XR P_0N TM T0# 0.U_0V_K 00_XR R N_ 00 HMI_ET_ TM LK TM LK# TM T TM T# TM T TM T# TM T0 TM T0# R 0_F 00 M_LUE R 0_F 00 M_REEN R 0_F 00 M_RE Place resistor close to PH (U9). FOXONN PH (LV,I) HON HI Precision Ind. o., Ltd. P - R& ivision ize ocument Number Rev ustom M90&M90 L Model ate: Tuesday, ecember 9, 009 heet of

14 +VRUN +VRUN +VRUN RP PI_REQ# INT_PIRQ# INT_PIRQH# PI_TRY# PI_IRY# PI_FRME# PI_TOP# PI_REQ# PI_REQ# INT_PIRQF# INT_PIRQ# PI_REQ#0 +VRUN RP PI_PERR# PI_EVEL# PI_ERR# PI_LOK# +VRUN RP.K 00_PR RP.K 00_PR.K 00_PR +VRUN N_0K_J R 00 R N_0K_J 00.K 00_PR RP INT_PIRQ# INT_PIRQE# INT_PIRQ# INT_PIRQ#.K 00_PR 0,,, PLT_RT# 0 PI_NT# R N_.K_J 00 PLK_JI 0MIL TP LK_KPI 0MIL TP9 LK_PI_F INT_PIRQ# INT_PIRQ# INT_PIRQ# INT_PIRQ# PI_REQ#0 PI_REQ# PI_REQ# PI_REQ# PI_NT#0 PI_NT# 0MIL PI_NT# TP PI_NT# 0MIL TP0 0MIL TP R 0MIL TP 0MIL TP 0MIL TP 0MIL TP9 0MIL TP 0MIL TP99 0MIL TP0 0MIL TP00 0MIL TP0 0MIL TP9 0MIL TP 0MIL TP 0MIL TP 0MIL TP 0MIL TP 0MIL TP 0MIL TP 0MIL TP9 0MIL TP 0MIL TP0 0MIL TP 0MIL TP 0MIL TP 0MIL TP 0MIL TP 0MIL TP 0MIL TP 0MIL TP0 0MIL TP9 0MIL TP 0MIL TP 0MIL TP 0MIL TP 0MIL TP 0MIL TP 0MIL TP _J00 INT_PIRQE# INT_PIRQF# INT_PIRQ# INT_PIRQH# +VLW PI_RT# PI_ERR# PI_PERR# PI_LOK# PI_TOP# PI_TRY# PME#_IH PLT_RT# U9E H0 0 N J 0 E H 9 E0 0 0 M M F M0 M J K F0 9 0 K M J K L F J0 F 9 M 0 H J0 /E0# /E# H /E# /E# PIRQ# H PIRQ# PIRQ# PIRQ# F REQ0# REQ# / PIO0 REQ# / PIO M REQ# / PIO K PI_IRY# 0MIL PI_PR TP H PI_EVEL# F PI_FRME# 0MIL TP R _J00 R _J00 F NT0# K NT# / PIO F NT# / PIO H NT# / PIO PIRQE# / PIO K PIRQF# / PIO PIRQ# / PIO PIRQH# / PIO PIRT# E ERR# E0 PERR# 9 M IRY# PR EVEL# FRME# PLOK# TOP# TRY# PME# PLTRT# LK_PI_JI N LKOUT_PI0 P LK_PI_K LKOUT_PI P LKOUT_PI P LK_PI_F_R LKOUT_PI P LKOUT_PI Ibexpeak-M PI NVRM U NV_E#0 NV_E# NV_E# NV_E# NV_Q0 NV_Q NV_Q0 / NV_IO0 NV_Q / NV_IO NV_Q / NV_IO NV_Q / NV_IO NV_Q / NV_IO NV_Q / NV_IO NV_Q / NV_IO NV_Q / NV_IO NV_Q / NV_IO NV_Q9 / NV_IO9 NV_Q0 / NV_IO0 NV_Q / NV_IO NV_Q / NV_IO NV_Q / NV_IO NV_Q / NV_IO NV_Q / NV_IO NV_LE NV_LE NV_ROMP NV_R# NV_WR#0_RE# NV_WR#_RE# NV_WE#_K0 NV_WE#_K UP0N UP0P UPN UPP UPN UPP UPN UPP UPN UPP UPN UPP UPN UPP UPN UPP UPN UPP UP9N UP9P UP0N UP0P UPN UPP UPN UPP UPN UPP URI# URI O0# / PIO9 O# / PIO0 O# / PIO O# / PIO O# / PIO O# / PIO9 O# / PIO0 O# / PIO Y9 P V9 P P T T9 V E J J Y U V Y Y V F H J N0 P0 J0 L0 F M N H J E F H L M N J F L E F T VT NV_LE NV_LE NV_ROMP U_PN0 U_PP0 U_PN U_PP U_PN U_PP U_PN U_PP U_PN U_PP U_PN U_PP U_PN U_PP U_PN U_PP U_PN U_PP U_PN9 U_PP9 U_PN0 U_PP0 U_PN U_PP U_PN U_PP U_PN U_PP R0 URI U_O#0 U_O# U_O# U_O# U_O# U_O# U_O# U_O#._F 00 U_PN0 U_PP0 U_PN 9 U_PP 9 TP0 0MIL TP 0MIL U_PN U_PP U_PN 9 U_PP 9 U_PN 9 U_PP 9 TP99 0MIL TP0 0MIL TP 0MIL TP9 0MIL TP0 0MIL TP9 0MIL U_PN9 0 U_PP9 0 TP09 0MIL TP09 0MIL U_PN U_PP U_PN U_PP U_PN U_PP U_O#0 U_O# 9 U_O# 9 U_O# 9 R N_._F 00 VT MI Termination Voltage et to Vss when LOW NV_LEet to Vcc when HIH NV_LE NV_LE R N_K_J 00 R N_K_J 00 anbury Technology isabled when Low Enabled when High U PORT PORT-0 PORT- PORT- PORT- PORT- PORT- PORT- PORT- PORT- PORT-9 PORT-0 PORT- PORT- PORT- +VPNN Function et External Port- Expressard/ (U) External Port- External Port- amera Felica WLN luetooth PLT_RT# U0 H0W 9 0.U_.V_K 00_XR UF_PLT_RT# UF_PLT_RT#,,0, VT uffer to reduce loading on PLT_RT#. +VLW RP U_O# U_O# U_O# U_O# 9 0 0K 0_0PR U_O# U_O# U_O# U_O#0 +VLW FOXONN HON HI Precision Ind. o., Ltd. P - R& ivision PH (PI,U,NVRM) ize ocument Number Rev M90&M90 L Model ate: Tuesday, ecember 9, 009 heet of

15 +VLW R9 K_J 00 PIO R9 0K_J 00 PIO R9 0K_J 00 PIO R9 0K_J 00 R9 0K_J 00 RT_TE PIO VT U9F +VRUN +VRUN MUY# TP_PI# H_RIN# R N_0K_J 00 TLKREQ# R 0K_J 00 H_0TE R90 0K_J 00 INV_EN M_FLH0_EN R9 0K_J 00 R9 N_0K_J 00 R9 N_0K_J 00 PIO PIO PIO EXTMI# I_FN_MON# PIO TLKREQ# R 0K_J 00 +VRUN R9 00 0K_J R9 0K_J 00 R9 0K_J 00 R 0K_J 00 R9 0K_J 00 R99 N_K_J 00 R9 0K_J 00 VT VT R99 0K_J 00 R99 0K_J 00 R99 0K_J 00 R9 N_00K_J 00 R0 00K_J 00 R9 00K_J 00 R9 00K_J 00 R9 00K_J 00 R9 0K_J 00 RUNTIME_I# I_LP_PI# RUNTIME_I#_ RIT_TEMP_REP# LI LI LI LI LI0 LI VT VT VT 0 I_LP_PI# MUY# EXTMI# I_LP_PI# RUNTIME_I#_ PIO PIO PIO H_0TE YTEM_I0 LK_PH_PU_LK# YTEM_I0 TP / PIO LKOUT_LK0_N / LKOUT_PIEN M LK_PH_PU_LK# +_0V_VTT YTEM_I LK_PH_PU_LK YTEM_I F TH0 / PIO LKOUT_LK0_P / LKOUT_PIEP M LK_PH_PU_LK EXTMI# 0W 0 M_FLH0_EN VT INV_EN LI0 LI LI LI RT_TE LI RIT_TEMP_REP# I_FN_MON# VT VT M_FLH0_EN INV_EN PIO PIO TP_PI# TLKREQ# LI0 LI LI LI PIO RT_TE LI Y J F0 K9 T Y H0 V M V V P H F F MUY# / PIO0 TH / PIO TH / PIO TH / PIO PIO MEM_LE / PIO PIO PIO PIO Ibexpeak-M PIO NTF RV MI LN_PHY_PWR_TRL / PIO PIO LOK / PIO TP_PI# / PIO TLKREQ# / PIO TP / PIO TP / PIO LO / PIO TOUT0 / PIO9 PIELKRQ# / PIO PIELKRQ# / PIO TOUT / PIO RIT_TEMP_REP# TP / PIO9 V_NTF_ 9 V_NTF_ V_NTF_ 0 V_NTF_ V_NTF_ V_NTF_ V_NTF_ V_NTF_ V_NTF_9 V_NTF_0 E V_NTF_ E V_NTF_ F V_NTF_ F V_NTF_ H V_NTF_ H V_NTF_ H V_NTF_ H V_NTF_ J V_NTF_9 J V_NTF_0 J V_NTF_ J9 V_NTF_ J V_NTF_ J0 V_NTF_ J V_NTF_ J V_NTF_ V_NTF_ V_NTF_ V_NTF_9 E V_NTF_0 E V_NTF_ PU LKOUT_PIEN H LKOUT_PIEP H LKOUT_PIEN F LKOUT_PIEP F 0TE PEI RIN# PROPWR THRMTRIP# TP TP TP TP TP TP TP TP TP9 TP0 TP TP TP TP TP TP TP TP TP9 N_ N_ N_ N_ N_ INIT_V# TP U 0 T E0 0 W Y Y V V F M N J K K M N M0 N0 H T9 P 0 H_PEI H_RIN# VT H_PUPWR TP99 0MIL TP0 0MIL TP00 0MIL TP0 0MIL TP0 0MIL TP0 0MIL TP 0MIL VT TP9 0MIL TP9 0MIL TP9 0MIL TP9 0MIL TP0 0MIL TP0 0MIL TP0 0MIL TP0 0MIL TP0 0MIL TP09 0MIL TP 0MIL TP 0MIL TP0 0MIL TP9 0MIL H_0TE H_PEI H_RIN# H_PUPWR R9 _J 00 R9 _J 00 PM_THRMTRIP#, FOXONN HON HI Precision Ind. o., Ltd. P - R& ivision PH (PIO,V_NTF,RV) ize ocument Number Rev M90&M90 L Model ate: Tuesday, ecember 9, 009 heet of

16 efault is use Internal VRM For isable rrandale raphic PIO floating as Internal VRM and there is no need external supply +_0V_VTT +.0V_V_LK L +_0V_VTT R.0 (VIO) +_0V_VTT 00 0m. P_0V_J 00_NPO For RF Noise R 00 VT +_0V_VTT +_0V_VTT U_.V_M_ 00_XR m N_0UH_00 EL0-00K +VRTEXT 0.U_0V_K 00_XR R0 N_ 00 P_0V_J 00_NPO For RF Noise R0 00 U_.V_M_ 00_XR +_0VRUN_V m m m 9 N_0U_.V_Y 00_YV U_.V_Y 00_YV +VRUN.U_.V_K 00_XR R 00 VRT VME 0.U_0V_K 00_XR 9m m 9m +VLW 0.U_0V_K 00_XR V_PU_IO 9 N_U_.V_Y 00_YV VLN TP_PH_VW 0.U_0V_K 00_XR 9 0.U_0V_K 00_XR 0.U_0V_K 00_XR N_U_.V_Y 00_YV U_.V_Y 00_YV U_.V_Y 00_YV U_.V_Y 00_YV +_0V_V_V_RUN U +_0VRUN_PLL +_0VRUN_PLL 0.U_0V_K 00_XR U_.V_Y 00_YV 0.U_0V_K 00_XR 9 0.U_0V_K 00_XR 0.U_0V_K 00_XR P P F F Y0 9 F F F V9 V V Y9 Y Y V9 H J H F H F V Y P U9 U0 U V V Y T U U9J VLK[] VLK[] VLN[] VLN[] PUYP VME[] VME[] VME[] VME[] VME[] VME[] VME[] VME[] VME[9] VME[0] VME[] VME[] PRT VVRM[] VPLL[] VPLL[] VPLL[] VPLL[] VIO[] VIO[] VIO[] VIO[] VIO[] VIO[] PT PU VU_[9] VU_[0] VU_[] VU_[] V_[] V_[] V_[] V_PU_IO[] V_PU_IO[] VRT Ibexpeak-M POWER lock and Miscellaneous RT PU PI/PIO/LP T PI/PIO/LP U H VIO[] VIO[] VIO[] VIO[] VU_[] VU_[] VU_[] VU_[] VU_[] VU_[] VU_[] VU_[] VU_[9] VU_[0] VU_[] VU_[] VU_[] VU_[] VU_[] VU_[] VU_[] VU_[] VU_[9] VU_[0] VU_[] VU_[] VU_[] VU_[] VU_[] VU_[] VU_[] VU_[] VIO[] VREF_U VREF V_[] V_[9] V_[0] V_[] V_[] V_[] V_[] VTPLL[] VTPLL[] VIO[9] VVRM[] VIO[0] VIO[] VIO[] VIO[] VIO[] VIO[] VIO[] VIO[] VIO[] VIO[9] VIO[0] VME[] VME[] VME[] VME[] VUH V V Y Y V U U U P P N N M M L L J J H H F F E E U V F K9 J L M N P U K K H T0 H9 0 F 9 F0 F9 H0 9 0 Y Y L0 +_0V_VTT +VLW +VLW +_0V_VTT +VRUN +.0V_VPLL +VPLLVRM U_.V_Y 00_YV (VIO) m 0.U_0V_K 00_XR m 0.U_0V_K 00_XR (VIO) m 0.U_0V_K 00_XR 9 N_0U_.V_Y 00_YV +VRUN +_0V_V_V_RUN R 00 R9 00 R9 00 R9 00 R9 00 +_0V_VTT +VLW m 0.U_0V_K 00_XR N_0UH_00 EL0-00K N_U_.V_Y 00_YV +.0V_V_T L9 U_.V_Y 00_YV +VUH. U_.V_Y 00_YV 0W +_0V_VTT L 0UH_00 EL0-00K R 00_F 00 U_.V_Y 00_YV m L 0UH_00 EL0-00K R 00 +VLW +_0V_VTT R 00 +VLW P + 0U_.V_M P + 0U_.V_M m 9 U_.V_Y 00_YV +VRUN (VIO) +_0VRUN_PLL +_0VRUN_PLL 0W R 00_F 00 VT m +_0V_VTT U_.V_Y_Y 00_YV 9 U_.V_Y_Y 00_YV +VLW +VRUN +VRUN FOXONN +VUH HON HI Precision Ind. o., Ltd. P - R& ivision ize PH (POWER) / ocument Number Rev ustom m U 9 U_.V_M 00_XR VIN R N_ 00 For EMI N_9-TUf N R N_ 00 R N_ 00 00P_0V_M 00_XR VOUT U_.V_M 00_XR VUH can be either.v or.v Resume well power, regardless ihmi is implemented or not. However, external codec/m must have the same voltage level as PH VUH power. M90&M90 L Model 00P_0V_M 00_XR Thursday, ecember, 009 ate: heet of 00P_0V_M 00_XR

17 +_0V_VTT R9 0 +_0V_VTT +_0V_VTT.0 (VIO) efault is use Internal VRM For isable rrandale raphic PIO floating as Internal VRM and there is no need external supply.0 (VIO) For RF Noise 9 P_0V_J 00_NPO m T For RF Noise +_0V_VTT +VFIPLL +_0V_V_V_RUN L VT 90 0U_.V_Y 00_YV efault is use Internal VRM N_UH_00 EFL0-R0M R P_0V_J 00_NPO VT U_.V_Y 00_YV 9 N_0U_.V_Y 00_YV T L N_UH_00 EFL0-R0M R U_.V_Y 00_YV 00m. 9 0U_.V_Y 00_YV +.0V_VPLL_EXP +VRUN U_.V_Y 00_YV +.0V_V_EXP m 0.U_0V_K 00_XR R 00 +_0V_VTT U_.V_Y 00_YV 99 N_0U_.V_Y 00_YV +_0V_VTT U_.V_Y 00_YV 0.0U_0V_K 00_XR +VTX_LV +VVRM R +VMI +_0V_VTT R N_ 00 R 00 m R U_.V_Y 00 N_ 00_YV 00 R +VRUN 00 VME_ +V_LV +VRUN 0.0U_0V_K 00_XR +VPNN 0.0U_0V_K 00_XR m +VRUN 00m +V_ +_VRUN +_0V_V_V_RUN +_0V_V_V_RUN +_0V_VTT +VRUN m R N_ +_VRUN 00 R0 N_ R99 N_ 00 m L 0R-00MHZ_00 TI00U 0m 0m +_VRUN +_VRUN +VRUN For isable rrandale raphic PIO floating as Internal VRM and there is no need external supply 0.U_0V_K 00_XR R N_.K_J 00 +VRUN +VRUN U VIN VOUT 9 N N_U_0V_K HN# N 00_XR N_909-0TU F F F0 F H H H0 H J0 J K J N0 N N N N N J J T T U U V V W W E E H N0 N N T J M U9 VORE[] VORE[] VORE[] VORE[] VORE[] VORE[] VORE[] VORE[] VORE[9] VORE[0] VORE[] VORE[] VORE[] VORE[] VORE[] VIO[] VPLLEXP VIO[] VIO[] VIO[] VIO[] VIO[9] VIO[0] VIO[] VIO[] VIO[] VIO[] VIO[] VIO[] VIO[] VIO[] VIO[9] VIO[0] VIO[] VIO[] VIO[] VIO[] VIO[] VIO[] VIO[] VIO[] VIO[9] VIO[0] VIO[] VIO[] VIO[] VIO[] VIO[] V_[] VVRM[] VFIPLL VIO[] POWER V ORE PI E* FI RT LV HVMO MI NN / PI V[] V[] V_[] V_[] VLV V_LV VTX_LV[] VTX_LV[] VTX_LV[] VTX_LV[] V_[] V_[] V_[] VVRM[] VMI[] VMI[] VPNN[] VPNN[] VPNN[] VPNN[] VPNN[] VPNN[] VPNN[] VPNN[] VPNN[9] VME_[] VME_[] VME_[] VME_[] E0 E F F H H9 P P T T T T U M K K0 K9 K K M M M M M9 P P9 R9 N_ 00 0.U_0V_K 00_XR 0.U_0V_K 00_XR 0.U_0V_K 00_XR R0 00 R U_.V_Y 00_YV U_.V_M_ 00_XR R 00 L9 0.09UH_00 WF0F-90NM R9 +VRUN_LO 00 R0 N_ 00 Ibexpeak-M +VRUN_LO 9 9 N_U_0V_K N_0.U_0V_K 00_XR 00_XR FOXONN PH (POWER) / HON HI Precision Ind. o., Ltd. P - R& ivision ize ocument Number Rev M90&M90 L Model ate: Thursday, ecember, 009 heet of

18 ize ocument Number Rev ate: heet of HON HI Precision Ind. o., Ltd. P - R& ivision FOXONN M90&M90 L Model PH (V) Thursday, ecember, 009 ize ocument Number Rev ate: heet of HON HI Precision Ind. o., Ltd. P - R& ivision FOXONN M90&M90 L Model PH (V) Thursday, ecember, 009 ize ocument Number Rev ate: heet of HON HI Precision Ind. o., Ltd. P - R& ivision FOXONN M90&M90 L Model PH (V) Thursday, ecember, 009 U9H Ibexpeak-M U9H Ibexpeak-M V[] 9 V[] 0 V[] V[] V[] V[] V[] 0 V[9] V[0] V[] V[] V[] V[] 0 V[] V[] V[] 9 V[] V[9] V[0] V[] V[] V[] V[] V[] V[] V[] V[] 0 V[9] V[0] V[] V[] V[] V[] 9 V[] V[] E V[] E V[9] F V[] F V[] P V[] F V[] F V[] F9 V[9] F V[0] F V[] V[] V[] H V[] H V[] H V[] H V[] H V[9] H V[0] H V[] H V[] J9 V[] J V[] J0 V[] J V[] J V[] J V[] J V[9] J V[0] J V[] T V[] J V[] K V[] K V[] K V[] K V[9] K V[0] K0 V[] K V[] K V[] K V[] K V[] K V[] K V[] K V[] K9 V[9] K V[90] K V[9] L V[9] L V[9] M V[9] M0 V[9] M V[9] M V[99] M V[00] M V[0] M0 V[0] M V[0] M V[0] M V[0] M V[0] M V[0] M9 V[09] M V[0] U0 V[] M V[] V V[] M9 V[] M V[] 0 V[] N V[] N0 V[9] N V[0] P V[] P V[] P V[] P9 V[] P V[] P V[] R V[] R V[] T V[] T V[] T V[] T V[] T V[] T V[] V V[] V V[] V0 V[9] V V[0] V0 V[] V V[] V V[] V V[] V V[] V9 V[] V V[] V V[] W V[9] W V[0] W V[] F9 V[] W V[] W V[] W0 V[] W V[] Y V[] Y V[] Y V[0] Y V[] U V[] N V[] 0 V[0] V[] V V[] U V[] M9 V[] M V[] N9 V[] H9 V[9] V[0] H V[0] V[9] V[9] U9I Ibexpeak-M U9I Ibexpeak-M V[9] Y V[0] V[] V[] 9 V[] V[] V[] V[] 9 V[] V[] V[9] V[0] V[] V[] V[] 0 V[] V[] 0 V[] V[] V[] V[9] 9 V[0] V[] 0 V[] V[] V[] V[] V[] V[] V[] 0 V[9] V[90] V[9] H9 V[9] V[9] 9 V[9] V[9] E V[9] E V[9] E0 V[9] E V[99] E0 V[00] E V[0] E V[0] E V[0] E V[0] E V[0] E0 V[0] E V[0] E V[0] F V[09] F9 V[0] F V[] V[] V[] V[] 0 V[] H V[] H V[] H9 V[] H V[9] H V[0] H V[] H9 V[] H V[] H V[] H V[] V[] 0 V[] V[] E V[9] E V[0] E0 V[] E V[] E0 V[] E V[] E V[] E V[] E V[] E V[] K V[] K V[] L V[] L V[] L V[9] L V[0] L V[] L V[] L0 V[] L V[] M V[] M V[] M0 V[] N V[] M V[9] M V[0] M V[] M V[] M9 V[] M V[] M V[] N V[] P V[] P V[9] P0 V[90] P V[9] P V[9] P V[9] P V[9] P V[9] R V[9] R V[9] T V[9] T V[99] T V[00] T9 V[0] T V[0] T V[0] U0 V[0] U V[0] U V[0] U V[0] P V[0] V V[09] P V[0] V9 V[] V0 V[] V V[] V0 V[] V V[] V V[] V V[] E V[9] E V[0] F9 V[] F V[] 0 V[] V[] V[] V[] V[] V[] V[9] 0 V[0] V[] V[] V V[] V V[9] V V[0] V V[] V V[] V V[] V9 V[] V V[] V V[] V V[] W V[] W V[9] Y V[0] Y V[] Y V[] Y9 V[] Y V[] Y V[] Y0 V[] Y V[] Y V[] Y V[9] Y V[0] Y V[] Y V[] Y V[] Y V[] P9 V[] P V[] V[] F9 V[] H V[] H0 V[] H0 V[] H V[] H V[] H V[] T V[] V[] T V[9] V[0] Y V[] T V[] M V[] T V[] M V[] K V[] K9 V[] V V[] K V[] K V[9] H9 V[0] H V[] J

19 +VRUN L +V_LK +_0V_VTT L V_LK_IO 0R-00MHZ_00 EM000HR 0U_.V_M 00_XR 0 0.U_.V_K 00_XR 0.U_.V_K 00_XR 0.U_.V_K 00_XR 0 0.U_.V_K 00_XR 90 0.U_.V_K 00_XR 0R-00MHZ_00 EM000HR 9 0U_.V_M 00_XR 0.U_.V_K 0.U_.V_K 00_XR 00_XR 9 0.U_.V_K 00_XR M_LK_R,0,, M_T_R,0,, R 00 U_XTLOUT 00 R _F 00 R 0K_JPU_EL REF_M_PH R0 Y N_0M_J ITTI_L MHZ_0P_0PPM U_XTLIN P_0V_J P_0V_J 00_NPO 00_NPO REFLK REFLK# MU ddress:h +V_LK REF0 U_XTLIN U_XTLOUT LK_PWR +V_LK LK_PU_LK LK_PU_LK# 0 LK_PH_LK_R LK_PH_LK#_R RP9 00_PR LK_PU_LK LK_PU_LK# LK_PH_LK LK_PH_LK# LK_PIE_T LK_PIE_T# LK_MI_PH LK_MI_PH# RP 0 00_PR LK_PIE_T_R LK_PIE_T#_R RP 0 00_PR LK_MI_PH_R LK_MI_PH#_R TP_PU# V_LK_IO IMVP_PWR_PWM +VRUN R N_ 00 LK_PWR +VLW N V N U0 HW LK_EN# 00 R9 0K_J TP_PU# +_0V_VTT Frequency elect Pin (F) F 0 PU Power On R T OT9 MHz REF MHz efault 00MHz 00MHz 9MHz MHz.MHz 00MHz PU_EL 0 RP9 00_PR V_OT OT9_OR_R0 V_OT OT9#_OR_R0# OT9 OT9# 0MIL TP099 R_REFLK_OR_M V_ 0MIL TP00 R_REFLK#_OR_M N _ V_ THERMLP LK T REF0/F 0 V_REF 9 XTL_IN XTL_OUT V_REF KPWR/P# V_T R0/T R0#/T# V_R R R# V_R_IO PU_TP# U V_PU PU0 PU#0 V_PU PU 0 PU# 9 V_PU_IO V_R 9 0 LL R 00K_J U_V_Y 00_YV R0 N_K_J 00 R9 00 H:00 MHz L: MHz FOXONN LOK EN HON HI Precision Ind. o., Ltd. P - R& ivision ize ocument Number Rev M90&M90 L Model ate: Tuesday, ecember 9, 009 heet 9 of

20 M [:0] M 0 M M M_#0 M_# M_LK_R0 M_LK_R#0 M_LK_R M_LK_R# M_KE0 M_KE M # M R# R M WE# 0K_J 00 R 0K_J 00,9,, M_LK_R,9,, M_T_R M_OT0 M_OT M M[:0] M Q[:0] M Q#[:0] N M 0 9 M 0 9 M 9 M 9 M 9 M 9 M 90 M M 9 M 9 M M 0/P M M /# 9 M 0 M # # 0 K0 0 K0# 0 K 0 K# KE0 KE # 0 R# 0_IM0 WE# 9 _IM L 00 OT0 0 OT M M0 M M M0 M M M M M M M M M M M M M M M 0 M M M M M Q0 M Q Q0 9 M Q Q M Q Q M Q Q M Q Q M Q Q M Q Q M Q#0 Q 0 M Q# Q#0 M Q# Q# M Q# Q# M Q# Q# M Q# Q# M Q# Q# 9 M Q# Q# Q# Q0 Q Q Q Q Q Q Q Q Q9 Q0 Q Q Q Q Q Q Q Q Q9 Q0 Q Q Q Q Q Q Q Q Q9 Q0 Q Q Q Q Q Q Q Q Q9 Q0 Q Q Q Q Q Q Q Q Q9 Q0 Q Q Q Q Q Q Q Q Q9 Q0 Q Q Q M Q M Q0 M Q M Q M Q M Q M Q M Q M Q M Q9 M Q0 M Q M Q M Q M Q M Q 9 M Q M Q M Q M Q9 0 M Q M Q0 0 M Q M Q M Q 9 M Q M Q 9 M Q0 M Q M Q9 M Q 0 M Q 9M Q M Q M Q M Q 0M Q M Q 0M Q M Q9 M Q 9M Q M Q 9M Q M Q M Q0 M Q 0M Q M Q M Q9 M Q M Q M Q M Q M Q M Q0 M Q M Q0 9M Q 9M Q 0M Q M Q 9M Q9 9M Q +_VU M Q[:0] N V V V V V V 9 V V9 V V0 V V 0 9 V V 9 V V 99 V9 V 00 V0 V 0 V V 0 V V V V +VRUN V V9 V V0 V V V V 9 V V V 99.U_0V_Y 0.U_V_Y VP V 0 00_YV V 00_YV N V N V R9 N_ 00 NTET V9, PM_EXTT# R N_ 00 T#_IMM0 V0 PM_EXTT#0 9 EVENT# V, R_RMRT# 0 REET# V V V VREF_Q V R_VREF VREF_ V 9 V 0 0.U_V_Y V.U_0V_Y V V9 9 00_YV 00_YV V V0 90 V V 9 9 V V 9 V V NPTH 0 9 V NPTH 0 0 V R_VREF V9 V0 VTT 0 V VTT 0 V.U_0V_Y 0.U_V_Y V 0 00 V 0 00_YV V OKET_x0P FOX_0-NN-H +_VU +0_VRUN EM EM 0 P_0V_J 00_NPO For RF Noise R_VREF (0 mil) For EM EM EM RIMM_VREF +0_VRUN Place these aps near o-imm0 9 U_0V_K 00_XR 9 U_0V_K 00_XR 9 U_0V_K 00_XR R U_V_M 00_XR J J OPEN_JUMP_OPEN OPEN_JUMP_OPEN 9 U_0V_K 00_XR OKET_x0P FOX_0-NN-H Mus ddress: 0H(W)/H(R) P + N_0U_.V_K.x.x.9 VT 99 0U_0V_M 0U_0V_M 00_XR 00_XR +_VU U_0V_M 0U_0V_M 0U_0V_M 0U_0V_M 00_XR 00_XR 00_XR 00_XR P_0V_J 00_NPO 9 0.U_0V_K 00_XR 9 0.U_0V_K 00_XR 9 0.U_0V_K 00_XR 99 0.U_0V_K 00_XR For RF Noise FOXONN HON HI Precision Ind. o., Ltd. P - R& ivision RIII(O-IMM_0) / ize ocument Number Rev ustom M90&M90 L Model ate: Tuesday, ecember 9, 009 heet 0 of

21 M Q9 M Q M Q M Q M Q M Q M Q9 M Q M Q M Q M Q M Q9 M Q M Q9 M Q M Q0 M M M 0 M M M M M M M M M 9 M M M M 0 _IM 0_IM M M M M M M0 M M M M M M M M M M M Q M Q M Q0 M Q M Q M Q#0 M Q M Q M Q M Q# M Q# M Q# M Q# M Q# M Q# M Q# T#_IMM M Q M Q M Q M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q0 M Q M Q M Q M Q M Q0 M Q M Q M Q M Q M Q M Q M Q M Q0 M Q M Q M Q M Q M Q M Q M Q M Q9 M Q M Q M Q M Q0 M Q M Q M Q M Q M Q0 M Q M Q M Q M Q9 EM EM EM EM R_VREF M Q[:0] M_KE M_KE M # M R# M 0 M M M WE# M_# M_# M M[:0] M_LK_R M_LK_R# M_OT M_OT M_LK_R M_LK_R# M [:0] R_RMRT#,0 PM_EXTT#,0 M_LK_R,9,0, M_T_R,9,0, M Q[:0] M Q#[:0] +VRUN +_VU +_VU +_VU +0_VRUN +0_VRUN +VRUN R_VREF ize ocument Number Rev ate: heet of HON HI Precision Ind. o., Ltd. P - R& ivision FOXONN M90&M90 L Model RIII(O-IMM_) / ustom Tuesday, ecember 9, 009 ize ocument Number Rev ate: heet of HON HI Precision Ind. o., Ltd. P - R& ivision FOXONN M90&M90 L Model RIII(O-IMM_) / ustom Tuesday, ecember 9, 009 ize ocument Number Rev ate: heet of HON HI Precision Ind. o., Ltd. P - R& ivision FOXONN M90&M90 L Model RIII(O-IMM_) / ustom Tuesday, ecember 9, 009 Place these aps near o-imm For RF Noise For RF Noise For EM VT 9 0U_0V_M 00_XR 9 0U_0V_M 00_XR 9 U_0V_K 00_XR 9 U_0V_K 00_XR R 0K_J 00 R 0K_J 00 9 U_0V_K 00_XR 9 U_0V_K 00_XR.U_0V_Y 00_YV.U_0V_Y 00_YV 9 0U_0V_M 00_XR 9 0U_0V_M 00_XR 9 0.U_0V_K 00_XR 9 0.U_0V_K 00_XR N OKET_x0P FOX_0-J-H N OKET_x0P FOX_0-J-H /P 0 /# # # K0 0 K0# 0 K 0 K# 0 KE0 KE # R# 0 WE# L 0 00 OT0 OT 0 M0 M M M M M M 0 M Q0 Q 9 Q Q Q Q Q Q Q0 Q Q Q Q Q Q Q Q Q9 Q0 Q Q Q Q Q Q 9 Q Q Q9 Q0 0 Q Q 0 Q Q Q 9 Q Q 9 Q Q9 Q0 Q 0 Q 9 Q Q Q Q 0 Q Q 0 Q9 Q0 Q 9 Q Q 9 Q Q Q Q 0 Q Q9 Q0 Q Q Q Q Q Q Q Q 9 Q9 9 Q0 0 Q Q 9 Q 9 Q#0 0 Q# Q# Q# Q# Q# Q# 9 Q# 0.U_V_Y 00_YV 0.U_V_Y 00_YV + P N_0U_.V_K.x.x.9 + P N_0U_.V_K.x.x U_0V_M 00_XR 90 0U_0V_M 00_XR 90 0.U_0V_K 00_XR 90 0.U_0V_K 00_XR 9 0.U_0V_K 00_XR 9 0.U_0V_K 00_XR R N_ 00 R N_ 00 0.U_V_Y 00_YV 0.U_V_Y 00_YV 9 U_0V_K 00_XR 9 U_0V_K 00_XR 0U_0V_M 00_XR 0U_0V_M 00_XR 99 0.U_0V_K 00_XR 99 0.U_0V_K 00_XR J OPEN_JUMP_OPEN J OPEN_JUMP_OPEN 0.U_V_Y 00_YV 0.U_V_Y 00_YV R 0K_J 00 R 0K_J 00 N OKET_x0P FOX_0-J-H N OKET_x0P FOX_0-J-H V V V V V V V 9 V 9 V9 99 V0 00 V 0 V 0 V V V V V V VP 99 N N NTET EVENT# 9 REET# 0 VREF_Q VREF_ V V V V 9 V V V 9 V V V V 9 V9 V0 V 0 V V V V V V V V9 V0 V V 9 V V V 0 V V V V9 V0 V V V V V V 9 V V V9 9 V V V V0 V9 V 0 V V0 90 V 9 V 9 VTT 0 VTT 0 NPTH 0 NPTH 0 P_0V_J 00_NPO P_0V_J 00_NPO 9 0U_0V_M 00_XR 9 0U_0V_M 00_XR J OPEN_JUMP_OPEN J OPEN_JUMP_OPEN 9 0U_0V_M 00_XR 9 0U_0V_M 00_XR P_0V_J 00_NPO P_0V_J 00_NPO 9 U_0V_K 00_XR 9 U_0V_K 00_XR.U_0V_Y 00.U_0V_Y 00.U_0V_Y 00_YV.U_0V_Y 00_YV

22 +VRUN +VRUN _HIFT_+VRUN M_LK +VRUN 9 00_YV 0.U_V_Y R.9K_J 00 +VRUN 00_YV 0.U_V_Y R.9K_J 00 M_HYN M_VYN 0.U_V_Y 00_YV M_LK J_RE J_LUE J_REEN M_T U V_VIEO VIEO_ VIEO_ VIEO_ 0 _IN _IN YN_IN YN_IN M009-0QR V_ V_YN YP _OUT _OUT YN_OUT YN_OUT 9 N 0.U_V_M 00_XR 00 0.U_V_M 00_XR M_RT_LK_R M_RT_T_R PR_V_HYN VYN 0.U_V_Y 00_YV emi-pnp emi-pnp (For Win,hould be ummy) M_T PR_V_HYN R 9_J 00 HYN 0 P_0V_K_N 00_NPO VYN R0 9_J 00 VYN EN_EXT_EV_ENE emi-pnp(e out) Q E M_RT_ET# N_TEU VT M_RT_ET# 9 N_T +VRUN 09 P_0V_K_N 00_NPO _HIFT_+VRUN R9 R 00 M_RT_LK M_RT_LK_R.K_J 00 M_RE M_REEN M_LUE R 0_F 00 R R 0_F 00 0_F 00 0R-00MHZ_00 L EM00 N_0P_0V_J_N 00_NPO 9 N_0P_0V_J_N 00_NPO 0 0P_0V_J_N 00_NPO 0R-00MHZ_00 L EM00 00 N_0P_0V_J_N 00_NPO 99 0P_0V_J_N 00_NPO 0R-00MHZ_00 L9 EM00 0P_0V_J_N 00_NPO _HIFT_+VRUN 0 F V-0._0 M0P0TF/ L J_RE J_LUE J_REEN +VRUN M_RT_ET# R N_ 00 VT N0 9 0 M_RT_T HYN VYN M_RT_LK -U ONN_P FOX_ZE--H RT ONNETOR 0 N_P_0V_K_N 00_NPO M_REEN 9 N_P_0V_K_N 00_NPO M_LUE N_P_0V_K_N 00_NPO M_RE For EMI R 00 M_RT_T M_RT_T_R FOXONN RT _HIFT_+VRUN HON HI Precision Ind. o., Ltd. P - R& ivision ize ocument Number Rev M90&M90 L Model R.K_J 00 ate: Tuesday, ecember 9, 009 heet of 0P_0V_J_N 00_NPO 0P_0V_J_N 00_NPO

23 FT Test Pad(Top) TP tpc0t_ I_FN_MON# FT Test Pad(ottom) TP tpc0b_ I_FN_MON# M_LV_EN.U_.V_K 00_XR +VRUN U IN IN OUT IN EN IN N IN THERML P 9 RU_V0. 0.U_V_Y R 00K_J 00 00_YV 0.U_0V_Y 00_YV LV 9 0.U_V_Y 00_YV J PNEL I OPEN_JUMP_OPEN J OPEN_JUMP_OPEN W R9 0K_J 00 R9 0K_J 00 R99 0K_J 00 0 R90 0K_J 00 9 R99 N_0K_J 00 FT Test Pad(Top) I_FN_MON# Top-ide ot-ide I_FN_MON# for FT Test LI0 LI LI LI LI FT Test Pad(ottom) HNF-0-T-Q-T/R_W-M TP tpc0t_ LI0 TP tpc0b_ LI0 TP tpc0t_ LI TP tpc0b_ LI PNEL I TP tpc0t_ LI TP tpc0b_ LI Type ize Vendor Model Name Panel I [...0] LE LE LE LE LE LE LE No L UO amsung L 0XW0 LTN0T0 LP0WH UO L PT amsung L 0RW0 LPWH LW0 LTNT0 LPWF PT UO LU0 HW0 TP tpc0t_ LI TP tpc0b_ LI TP9 tpc0t_ +VRUN TP0 tpc0b_ +VRUN FOXONN LV ize ocument Number Rev M90&M90 L Model ate: Tuesday, ecember 9, 009 heet of HON HI Precision Ind. o., Ltd. P - R& ivision

24 MFIX MFIX TOUT INVERTER ONNETOR N_0.U_0V_K_ 00_XR U_V_K 00_XR 0.U_0V_K_ 00_XR TOUT 00 R9 FOX_H0E-LH HEER ONN_P M_RJ INV_EN M_RJ R00 0K_J 00 +VRUN INV_ENLE INV_RJ R09 U LV0PW 00 R N_ 90 N_00P_0V_J 00_NPO INV_ENLE INV_RJ R 0K_J 00 N +VRUN L_OFF# 0.U_V_Y 00_YV L_OFF# +VRUN INV_EN +VRUN R0 U9 00 U9 INV_ENLE_ LV0PW LV0PW INV_ENLE R0 0K_J 00 9 N_00P_0V_J 00_NPO, LIIN# U9 INV_ENLE_ LV0PW 00 R N_ M_INV_EN (.V tolerant) R0 00K_F 00 FOXONN HON HI Precision Ind. o., Ltd. P - R& ivision Inverter onnector ize ustom ocument Number M90&M90 L Model Rev ate: Tuesday, ecember 9, 009 heet of

25 For RF verification, del these cap. in VT if these cap. do not use. O_RXIN0- O_RXIN0+ O_RXIN- 0 N_.P_V_ 00_NPO O_RXIN+ O_RXIN- 0 N_.P_V_ 00_NPO O_RXIN+ O_LKIN- 0 N_.P_V_ 00_NPO O_LKIN+ EVEN_RXIN0-09 N_.P_V_ 00_NPO EVEN_RXIN0+ EVEN_RXIN- EVEN_RXIN+ EVEN_RXIN- EVEN_RXIN+ EVEN_LKIN- EVEN_LKIN+ 0 N_.P_V_ 00_NPO N_.P_V_ 00_NPO N_.P_V_ 00_NPO N_.P_V_ 00_NPO LV ONNETOR For RF Noise TOUT P_0V_J 00_NPO LV For rush current issue R K_J 00 L.U_0V_Y 00_YV Q I0 F TOUT_L N_00R-00MHZ_00 M U_0V_K_ 00 0.U_V_Y 00_YV 0 V-_00 0.U_0V_K_ VT INV_RJ INV_ENLE 0P_0V_K 00_XR O_RXIN- O_RXIN+ O_RXIN0- O_RXIN0+ O_RXIN- O_RXIN+ EVEN_RXIN- EVEN_RXIN+ EVEN_RXIN0- EVEN_RXIN0+ EVEN_RXIN- EVEN_RXIN+ O_LKIN- O_LKIN+ EVEN_LKIN- EVEN_LKIN+ 0P_0V_K 00_XR VT VT MFIX MFIX MFIX MFIX VT N FOX_0-0-9H FP ONN_0P R K_J 00 VT lose to N VT For EMI FOXONN LV onnector HON HI Precision Ind. o., Ltd. P - R& ivision ize ocument Number Rev M90&M90 L Model ate: Tuesday, ecember 9, 009 heet of

Page 0 0 0 0 0 0 0 0 09 0 9 0 9 0 9 0 chematics Page Index ( / Revision / hange ate) of chematics Page chematics Page Index lock iagram R (MI,PE,FI) R (LK,MI,JT) R (R) R (POWER) R (RPHI POWER) R (N) R

More information

Page Title of Schematics Page SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB

Page Title of Schematics Page SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB Page of chematics Page 0 0 chematics Page Index lock iagram 0 R&F (MI,P,FI) 0 R&F (LK,MI,JT) 0 R&F (R) 0 R&F (POWR) 0 R&F (RPHI POWR) 0 R&F (N) 09 R&F (RRV) 0 PH (H,JT,T) PH (PI-,MU,LK) PH (MI,FI,PIO)

More information

G60J Schematics for Calpella Platform Rev. 1.5

G60J Schematics for Calpella Platform Rev. 1.5 YTEM PE REF. 0. lock iagram 0. ystem etting 0. PU()_MI,PE,FI,LK,MI 0. PU()_R 0. PU()_F,RV,N 0. PU()_PWR 0. PU()_XP. R()_O-IMM0. R()_O-IMM. R()_/Q Voltage. VI ontroller 0. PH()_T,IH,RT,LP. PH()_PIE,LK,M,PE.

More information

Winery13 CALPELLA DIS N11M-GE1 Schematics ufcpga Mobile Arrandale Intel Ibex Peak-M REV : A00

Winery13 CALPELLA DIS N11M-GE1 Schematics ufcpga Mobile Arrandale Intel Ibex Peak-M REV : A00 Winery LPELL I NM-GE chematics ufpg Mobile rrandale Intel Ibex Peak-M 00-0- REV : 00 : Nopop omponent UM : Pop when schematic is UM I : Pop when schematic is I Wistron orporation F,, ec., Hsin

More information

U35JC SCHEMATIC Revision 1.0

U35JC SCHEMATIC Revision 1.0 YTEM PE REF. PE ontent lock iagram ystem etting PU()_MI,PE,FI,LK,MI PU()_R PU()_F,RV, PU()_PWR PU()_XP R O-IMM_0 R O-IMM_ R _Q VOLTE 0 PH_IEX()T,IH,RT,LP PH_IEX()_PIE,LK,M,PE PH_IEX()_FI,MI,Y PWR PH_IEX()_P,LV,RT

More information

STAR (Federer) 0.4 Page Modified: Tuesday, December 29, :50:37

STAR (Federer) 0.4 Page Modified: Tuesday, December 29, :50:37 0 -- OVER HEET 0 -- YTEM LOK RM 0 -- LOK MP 0 -- POWER MP 0 -- POWER EQUENY RM 0 -- POWER EQUENY TMN 0 -- MU MP 0 -- REET NL MP 0 -- alpella (M,PE,F) 0 -- alpella (LK,M,JT) -- alpella (R) -- alpella (POWER/N)

More information

Size Document Number Rev A3. Date: Monday, November 15,

Size Document Number Rev A3. Date: Monday, November 15, ize ocument Number Rev ate: Monday, November, 00 heet of 0 [] [] [] [] [] [] [] [] [] [] [] [] [] [] [] [] [] [] [] [] [] [] [] [] [] [] [] [] [] [] [] [] MI_TXN0 MI_TXN MI_TXN MI_TXN MI_TXP0 MI_TXP MI_TXP

More information

FOXCONN Title. Schematics Page Index (Title / Revision / Change Date) Project Code & Schematics Subject:

FOXCONN Title. Schematics Page Index (Title / Revision / Change Date)   Project Code & Schematics Subject: Page of chematics Page 0 chematics Page Index 0 lock iagram 0 Penryn(HOT U) / 0 Penryn(HOT U) / 0 Penryn (Power/nd) / 0 LOK N 0 antiga (HOT) / 0 antiga (MI) / 0 antiga (RPHI) / 0 antiga (RII) / antiga

More information

10.1" LCD PANEL P28 LVDS. CPU PineView-M VGA. D-Sub P26. 22mm x 22mm P6~P11. DMI x 2 AUDIO CODEC. Tiger Point HDA REALTEK ALC269Q

10.1 LCD PANEL P28 LVDS. CPU PineView-M VGA. D-Sub P26. 22mm x 22mm P6~P11. DMI x 2 AUDIO CODEC. Tiger Point HDA REALTEK ALC269Q M F lock iagram R.0 TI harger QRHR P. Inputs Outputs LOK EN. LRKLFT P RII OIMM P~P RII PU PineView-M LV 0." L PNEL P TOUT _IN T+ ystem / TPRER P. Inputs Outputs mm x mm P~P V -ub P TOUT +VLW +VLW +VLW_LO

More information

CHELSEA DJ2 CP UMA Schematics Document Arrandale Intel PCH REV : A00

CHELSEA DJ2 CP UMA Schematics Document Arrandale Intel PCH REV : A00 HELE J P UM chematics ocument rrandale Intel PH 00-0- REV : 00 Y : Nopop omponent HMI : Pop for HMI function GIG : Pop for GIG LN 0/00 : Pop for 0/00 LN OM : Nopop for OM option for OM Wistron orporation

More information

N61Jv SCHEMATIC Revision 2.0

N61Jv SCHEMATIC Revision 2.0 YTEM PE REF. PE ontent lock iagram ystem etting PU()_MI,PE,FI,LK,MI PU()_R PU()_F,RV, PU()_PWR PU()_XP R OIMM_0 R OIMM_ R _Q VOLTE VI controller 0 PH_IEX()T,IH,RT,LP PH_IEX()_PIE,LK,M,PE PH_IEX()_FI,MI,Y

More information

lock enerator I9LR9KLFT X.Mhz RIII 0/ RIII 0/ lot 0 0 lot RII hannel R II hannel P P/N : 9.NI0.00 REVIION : 0- FIx Intel PU rrandale,,..,9,0 MIx PI EXPRE RPHI X X0 Mhz NP- NP-V Nvida 0,.., iscreet/um/px

More information

FOXCONN Title. Schematics Page Index (Title / Revision / Change Date) Rev M/B P/N:

FOXCONN Title. Schematics Page Index (Title / Revision / Change Date) Rev M/B P/N: Page 0 0 0 0 0 0 0 0 0 0 0 0 of chematics Page chematics Page Index lock iagram Merom(HOT U) / Merom(HOT U) / Merom(Power/nd) / LOK N restline (HOT) / restline (MI) / restline (RPHI) / restline (RII) /

More information

Berry DG15 Discrete/UMA Schematics Document Arrandale Intel PCH REV : A00

Berry DG15 Discrete/UMA Schematics Document Arrandale Intel PCH REV : A00 erry G iscrete/um chematics ocument rrandale Intel PH 00-0-0 REV : 00 :None Installed UM:UM platform installed PRK:I PRK platform installed M9:I M9 platform installed VRM_G:VRM M* installed olay :Manual

More information

Discrete/UMA Schematics Document Sandy Bridge Intel PCH REV : A00

Discrete/UMA Schematics Document Sandy Bridge Intel PCH REV : A00 iscrete/um chematics ocument andy ridge Intel PH 0-0-0 REV : 00 :None Installed UM:UM ONLY installed N: ONLY FOR N installed. Q:ONLY FOR Q installed. PL: K9 PL circuit for 0mW solution installed. 0mW:

More information

M630/M640 Main Board.

M630/M640 Main Board. chematics Page Index ( / Revision / hange ate) Page of chematics Page Rev. ate Page 0 chematics Page Index 0 lock iagram 0 Merom(HOT U) / 0 Merom(HOT U) / 0 Merom(Power/nd) / 0 0 LOK N 0 restline (HOT)

More information

SODIMM_EDP LEPUS MB P/N:6050A STAND OFF:CPU S4501,S4502,S STAND OFF:6052B INVENTEC

SODIMM_EDP LEPUS MB P/N:6050A STAND OFF:CPU S4501,S4502,S STAND OFF:6052B INVENTEC THI RW N PEIFITION,HERE,RE THE PROPERTY OF VENTE ORPORTION N HLL NOT E REPOUE,OPIE,OR UE WHOLE OR PRT THE I FOR THE MNUFTURE OR LE OF ITEM WITH WRITTEN PERMIION,VENTE ORPORTION,00 LL RIHT REERVE. F HF

More information

Project Name :I36IAx Platform : Celeron GS40 + Park + ICH9M

Project Name :I36IAx Platform : Celeron GS40 + Park + ICH9M Project Name :IIx Platform : eleron + 0 + Park + IHM PE..... PU... 0_FF. 0...... -IHM.... 0.......... 0....... POWER... 0. ONTENT INEX YTEM LOK IRM POWER IRM & EQUENE Power on equence iagram PU Penryn

More information

PCIE*16. Ivy Bridge PROCESSOR rpga988b <=8" VCORE,VGFX_CORE B.Schematic Diagrams FDI DMI*4 <=8" <=8" PantherPoint Controller Hub (PCH)

PCIE*16. Ivy Bridge PROCESSOR rpga988b <=8 VCORE,VGFX_CORE B.Schematic Diagrams FDI DMI*4 <=8 <=8 PantherPoint Controller Hub (PCH) chematic iagrams ystem Block iagram UIO BOR PHONE JK x, UB x P0 O BOR P0EM hief River ystem Block iagram V,V HEET 0 V,.V,V,V,.V P0 LIK & F/P BOR POWER LE BOR Function LE BOR Indicatory LE BOR MXM.0 ep

More information

Kendo-3 Workstation Block Diagram

Kendo-3 Workstation Block Diagram Feb. ' 0 RT Port Thermal ensor M 0 I / M us us witch I M us Keyboard Light.'' WUX+/ WX+ L RT LTION P connector isplay port to ocking UIO OMO Jack ual Link LV T H T O R RT isplay Port isplay Port et ombo

More information

SHINAI-3 Switchable Graphics System Block Diagram

SHINAI-3 Switchable Graphics System Block Diagram Keyboard Light HINI- witchable raphics ystem lock iagram P Layer tackup L: TOP L: INL RT Port Thermal ensor M 0 I / M us us witch I." WX+ RT LTION P connector isplay port to ocking M us Touch creen 0 UIO

More information

UM9 UMA SYSTEM DIAGRAM

UM9 UMA SYSTEM DIAGRAM +V/+V +.V PG. PG. PU ore PG. +.0_PH PG. +.V/+0.V PG. +.0VTT PG. UM VGORE harger PG. PG. LN LNE theros/r 0/00 board P K PG. PG. PG. R hannel PORT FI UM UM SYSTEM IGRM SOIMM Max. G SOIMM Max. G K TP M ROM

More information

J1B B1 B3 B5 B7 B9 B11 B13 B15 B17 B19 B21 B23 B25 B27 B29 B31 B33 B35 B37 B39 B41 B43 B45 B47 B49 B51 B53 B55 B57 VCC VCC USB_DET

J1B B1 B3 B5 B7 B9 B11 B13 B15 B17 B19 B21 B23 B25 B27 B29 B31 B33 B35 B37 B39 B41 B43 B45 B47 B49 B51 B53 B55 B57 VCC VCC USB_DET GP0 GP0 GP0 P0 GP0 GP GP GP GP GP GP GP P GP0 GP GP GP GP GP GP GP GP0 GP GP GP GP GP GP GP GP0 GP GP GP GP GP GP GP GP0 GP GP GP GP GP GP GP GP00 UINO ONE PIN EFINE GP0 GP GP GP GP GP GP GP GP0 GP GP

More information

8V Title SCHEMATIC, 8V89317EVB REV A. Date: Friday, June 14, Power Supply. XTAL Interface. 12.8MHz TCXO/OCXO LED Status IN1 OUT1

8V Title SCHEMATIC, 8V89317EVB REV A. Date: Friday, June 14, Power Supply. XTAL Interface. 12.8MHz TCXO/OCXO LED Status IN1 OUT1 isclaimer: IT is providing this schematic for reference purposes only. lthough the schematic was taken from a known working design, it is being provided "as is" without any express or implied warranty

More information

ZYA SYSTEM BLOCK DIAGRAM

ZYA SYSTEM BLOCK DIAGRAM ZY SYSTEM LOK IGRM GPU ORE PWR ISL P HRGER ISL P GPU IO PWR ISL P /V SYS PWR P RT X'TL.MHz LOK GENERTOR SELGO: SLGSPV P LK: MHz PEG_LK: MHz PLL_REF_SSLK: MHz intel Fan river (PWM Type) P

More information

RSC CHIP VDD P05 P03 P01 P04 VDD GND PWM0 AVDD VDD AVDD P0-2 P0-5 P0-1 P0-6 P0-4 P0.3 GND P00. Y1 3.58MHz P00 P01 AGND P01 P00 P02 P02 P07 P0-0 P0-7

RSC CHIP VDD P05 P03 P01 P04 VDD GND PWM0 AVDD VDD AVDD P0-2 P0-5 P0-1 P0-6 P0-4 P0.3 GND P00. Y1 3.58MHz P00 P01 AGND P01 P00 P02 P02 P07 P0-0 P0-7 Place as close to pins of U as possible. RS HIP 0-00 RS-x emo/evaluation oard: RS-000 Thursday, ecember, 00 Size ocument Number Rev ate: Sheet of P XI P0 P0 P0 P0 P00 PN P0 P0 P0 P0 P0 P0 P0 P0 P XO -XM

More information

L53II0 M/B and Daughter P/N LIST:

L53II0 M/B and Daughter P/N LIST: Model : LII0 P P/N:L00- P P/N:L00- Intel Merom PU + M + IH-M hipset LII0 M/ and aughter P/N LIT: LII0 M/ ffiliated FF/able P/N LIT: P0 INEX P0 YTEM LOK IRM P0 POWER IRM & EQUENE P0 PIO & POWER ONUMPTION

More information

BAD50_HC DIS/UMA/Muxless Schematics Document IVY/SNB Bridge Panther Point

BAD50_HC DIS/UMA/Muxless Schematics Document IVY/SNB Bridge Panther Point 0_H I/UM/Muxless chematics ocument IVY/N ridge Panther Point :None Installed I:I installed I_Muxless :OTH I or Muxless installed I_PX:OTH I or PX installed :I or PX or Muxless installed. Muxless: Muxless

More information

Headers for all pins sorted by pin no. (unpopulated) TSX-1001 Cortex-M0. Oscillator 44MHz

Headers for all pins sorted by pin no. (unpopulated) TSX-1001 Cortex-M0. Oscillator 44MHz V V Way type onnector US Type onnector x.v.v Regulators Headers for all pins sorted by pin no. (unpopulated) Prototyping area with power and GNs (unpopulated) RS Transceiver US to Serial onverter Expansion

More information

SW9 (14") BLOCK DIAGRAM

SW9 (14) BLOCK DIAGRAM P STK UP L is. & UM SW (") LOK IGRM 0 LYER : TOP LYER : SGN LYER : IN LYER : IN LYER : V LYER : OT RIII-SOIMM PGE RIII-SOIMM PGE RIII 00/0 MT/s MT/s F only RIII 00/0 MT/s MT/s F only PU rrandale nm processor

More information

AXM88180-EVB-RTL8211E-1 SMDK2440 Demo Board Schematic Index

AXM88180-EVB-RTL8211E-1 SMDK2440 Demo Board Schematic Index XM0-EV-RTLE- SMK0 emo oard Schematic Index Page : Schematic Index (This Page) Page : RTLE GigaPHY MHz rystal RJ- Transformer Page : Host Interface onnector Power Page : History Page : X0 EEPROM Note:.Please

More information

Alba Discrete ATI M92-LP gddr2 Schematics ufcpga Mobile Penryn Intel Cantiga-PM + ICH9M REV : SA

Alba Discrete ATI M92-LP gddr2 Schematics ufcpga Mobile Penryn Intel Cantiga-PM + ICH9M REV : SA lba iscrete TI M-LP gr chematics ufp Mobile Penryn Intel antiga-pm + IHM 00-0- REV : : Nopop omponent M : Pop when antiga is M PM : Pop when antiga is PM /P : OM control if antiga is PM Wistron

More information

Auburndale / Arrandale

Auburndale / Arrandale LL Intel alpella Platform with iscrete GFX POWER /TT ONNETOR PG R - SOIMM0 R - SOIMM PG PG TT HRGER RUN POWER SW VSUS, VSUS, V_S, V_S +V, +V PG ischarge PG PG 0 ual hannel R 00/0.V uburndale / rrandale

More information

SJM40-DISCRETE-BGA PRE-MP BUILD

SJM40-DISCRETE-BGA PRE-MP BUILD THI RAWIN AN PECIFICATION, HEREIN, ARE THE PROPERTY OF CORPORATION AN HALL NOT BE REPOUCE, COPIE, OR UE IN WHOLE OR IN PART A THE BAI FOR THE MANUFACTURE OR ALE OF ITEM WITHOUT WRITTEN PERMIION, CORPORATION

More information

ACER_BAP31 MAIN BOARD INVENTEC ACER_JM31 CODE EE DATE POWER DATE DRAWER DESIGN CHECK RESPONSIBLE TITLE

ACER_BAP31 MAIN BOARD INVENTEC ACER_JM31 CODE EE DATE POWER DATE DRAWER DESIGN CHECK RESPONSIBLE TITLE ER_P MIN OR 00.. Tuesday, March 0, 00 TE HNE NO. X0 REV EE TE POWER TE RWER EIN HEK REPONILE IZE= VER: FILE NME: XXXX-XXXXXX-XX P/N XXXXXXXXXXXX INVENTE ER_JM OE IZE O.NUMER REV --00-L X0 X0 HEET . chematic

More information

Preface. Notebook Computer W230ST. Service Manual. Preface

Preface. Notebook Computer W230ST. Service Manual. Preface W0T Preface Notebook omputer W0T ervice Manual Preface I Preface Notice The company reserves the right to revise this publication or to change its contents without notice. Information contained herein

More information

F7F CPU CLOCK GEN ICS NORTH DDR2 SO-DIMM0 BRIDGE DDR2 SO-DIMM1 SOUTH BRIDGE TPM 1.2 INFINEON SLB9635 AZALIA CODEC EC ITE IT8510E MDC NEWCARD

F7F CPU CLOCK GEN ICS NORTH DDR2 SO-DIMM0 BRIDGE DDR2 SO-DIMM1 SOUTH BRIDGE TPM 1.2 INFINEON SLB9635 AZALIA CODEC EC ITE IT8510E MDC NEWCARD 0_lock iagram 0_ystem etting 0_PU-YONH(HOT) 0_PU-YONH(PWR) 0_N-M(HOT) 0_N-M(MI & F) 0_N-M(RPHI) 0_N-M(R) _N-M(PWR) _N-M(PWR) _N-M() _-IHM() _-IHM() _-IHM() _-IHM(PWR) 0_R O-IMM0 _R O-IMM _R TERMINTION

More information

Preface. Notebook Computer WA50SFQ. Service Manual. Preface

Preface. Notebook Computer WA50SFQ. Service Manual. Preface W0FQ Preface Notebook omputer W0FQ ervice Manual Preface I Preface Notice The company reserves the right to revise this publication or to change its contents without notice. Information contained herein

More information

+3.3V PRE_EMPH_0 DIST_GAIN_1 -JTAG_EMU JTAG_TMS -JTAG_TRST JTAG_TCLK JTAG_TDO PA_MUTE JTAG_TDI TCK TRST EMU VDDEXT1 TMS ADSP21375 GND31 GND7 GND32

+3.3V PRE_EMPH_0 DIST_GAIN_1 -JTAG_EMU JTAG_TMS -JTAG_TRST JTAG_TCLK JTAG_TDO PA_MUTE JTAG_TDI TCK TRST EMU VDDEXT1 TMS ADSP21375 GND31 GND7 GND32 REV Eng ate: Revision escription C E F ECN# JT_TI JT_TO JT_TRT JT_TCLK JT_TM JT_EMU P_MUTE PRE_EMPH_0 IT_IN_.V 0 9 9 0 9 9 0 9 90 0.V C 0 9 0 0 0 9 9 0 9 REET 0 C C C0 C C9 HEET INEX ECRIPTION URT_TX R.V

More information

Model Name: 8I945AE-AE Revision 1.1

Model Name: 8I945AE-AE Revision 1.1 Model Name: IE-E Revision. HEET TITLE HEET TITLE 0 0 0 0 0 0 0 0 0 0 0 OVER HEET LOK IRM OM & P MOIFY HITORY P_L_ P_L_ P_L_ P_L_,E,F, MH-LKEPORT_HOT MH-LKEPORT_RII MH-LKEPORT_PI E, MI MH-LKEPORT_INT V

More information

LUXOR10FG INVENTEC CHECK MODEL,PROJECT,FUNCTION RESPONSIBLE Everest Main Board. HSF Property:ROHS or Halogen-Free(5L3?

LUXOR10FG INVENTEC CHECK MODEL,PROJECT,FUNCTION RESPONSIBLE Everest Main Board. HSF Property:ROHS or Halogen-Free(5L3? THI RW N PEIFITION,HERE,RE THE PROPERTY OF VENTE ORPORTION N HLL NOT E REPOUE,OPIE,OR UE WHOLE OR PRT THE I FOR THE MNUFTURE OR LE OF ITEM WITH WRITTEN PERMIION,VENTE ORPORTION,00 LL RIHT REERVE. F HF

More information

EDP-AM-DIO54 Digital IO Module User Manual. This document contains information on the DIO54 digital IO module for the RS EDP system.

EDP-AM-DIO54 Digital IO Module User Manual. This document contains information on the DIO54 digital IO module for the RS EDP system. P-M-IO igital IO Module User Manual This document contains information on the IO digital IO module for the RS P system. Version v.0, 0/0/00 P-M-IO Manual ontents. igital IO Module. igital Outputs.... Using

More information

R&D Division. Board name : Mother Board Schematic Project : Z11D (Santa Rosa) Version : 0.4 Initial Date : March 02, Inventec Corporation

R&D Division. Board name : Mother Board Schematic Project : Z11D (Santa Rosa) Version : 0.4 Initial Date : March 02, Inventec Corporation Inventec orporation R& ivision oard name : Mother oard chematic Project : Z (anta Rosa) Version : 0. Initial ate : March 0, 00 Inventec orporation F, No., ection, Zhongyang outh Road eitou istrict, Taipei

More information

F8V L80V N80V N81 Montevina Block Diagram

F8V L80V N80V N81 Montevina Block Diagram FV L0V N0V N Montevina lock iagram _IN & T ON PE 0 Penryn W & LE PE HMI RT PE PE LV & INV PE INTERNL KEYOR TOUH P PE IR IO PI ROM MI IN HP&PIF OUT OPMP PE Internal MI ON PE PE PE 0 V aughter PE FVa: M

More information

ZCRMZN00100KITG. Crimzon Development Board Kit. Product User Guide. Introduction. Kit Contents. Applying Power to Development Board

ZCRMZN00100KITG. Crimzon Development Board Kit. Product User Guide. Introduction. Kit Contents. Applying Power to Development Board ZRMZN0000KITG rimzon evelopment oard Kit PUG000-0 Product User Guide Introduction Zilog s ZRMZN0000KITG rimzon evelopment oard Kit is designed for use as a target with the rimzon In-ircuit Emulator (ZRMZNIE0ZEMG).

More information

Model : M30EI0. Mobile Dothan with INTEL 915GM / ICH6-M Chipset

Model : M30EI0. Mobile Dothan with INTEL 915GM / ICH6-M Chipset Revision History / ORIINL RELEE Model : MEI Mobile othan with INTEL M / IH-M hipset P INEX P YTEM LOK IRM P POWER IRM & EQUENE P PIO & POWER ONUMPTION P PU anias/othan-/ P PU anias/othan-/ P LOK EN I P

More information

PCB NO. DM205A SOM-128-EX VER:0.6

PCB NO. DM205A SOM-128-EX VER:0.6 V. M0 M M M M M M M MQM0 MQS0N MQS0P M M M0 M M M M M MQM MQSN MQSP U RM R0 Q00 M0 U Q0 M T Q0 M R Q0 M U Q0 M U Q0 M T Q0 M T Q0 M T M0 M U QS0N M U QS0P M0 M W0 Q0 M W Q0 M V0 Q0 M U0 Q M W Q W Q 0 V

More information

FOXCONN Title Index Page

FOXCONN Title Index Page Page 0 0 0 0 0 0 0 0 0 0 0 0 0 of chematics Page chematics Page Index lock iagram LOK N (K0) MROM(HOT U) / MROM(HOT U) / MROM(Power/nd) / restline (HOT) / restline (MI) / restline (RPHI) / restline (RII)

More information

Preface. Notebook Computer W370SS. Service Manual. Preface

Preface. Notebook Computer W370SS. Service Manual. Preface W0 Preface Notebook omputer W0 ervice Manual Preface I Preface Notice The company reserves the right to revise this publication or to change its contents without notice. Information contained herein is

More information

Preface. Notebook Computer W355SSQ. Service Manual. Preface

Preface. Notebook Computer W355SSQ. Service Manual. Preface WQ Preface Notebook omputer WQ ervice Manual Preface I Preface Notice The company reserves the right to revise this publication or to change its contents without notice. Information contained herein is

More information

E chematic Index Page ystem page Ref. 0 lock iagram 0 chematic Information 0-0 PU-Penryn 0-09 R II O-IMM 0- antiga 0- IH9M PI ROM 9 LK-I9LPRLF-T 0- E_

E chematic Index Page ystem page Ref. 0 lock iagram 0 chematic Information 0-0 PU-Penryn 0-09 R II O-IMM 0- antiga 0- IH9M PI ROM 9 LK-I9LPRLF-T 0- E_ : PENRYN/NTI/IH9-M/N9M- LOK IRM mall-oard ub-oard R VRM*(MX) RT MI PREMP & INT MI LZI M UIO OR L0 PE mall-oard LV HMI TouchPad PE IO PI ROM PE INTERNL KEYOR PE PE PE PE UIO_MP & INT PK PE PE PE PE nvii

More information

INTEL PINETRAIL Platform F10T. Notes: Version : A Drawing by :Wain

INTEL PINETRAIL Platform F10T. Notes: Version : A Drawing by :Wain over sheet LOK_IRM MU_&_IRQ_ROUTIN POWER_ON_EQUENE POWER_lock POWER_UET POWER_EQUENE LOK_EN PU PU N N N N N N R_OIMMO R_TEMINTION L_ON RT IHM IHN IHM IHM U_PORT H MINIR MOEM ON LN RIHO RIHO RU L OE UIO

More information

C45/C46 Block Diagram

C45/C46 Block Diagram / lock iagram LK EN I LPR.00.00W Mobile PU Merom /., Project code:.u0.00 Project code:.v00.00 P Number : 0 Revision : - YTEM / TP0 INPUT TOUT OUTPUT V_() V_() YTEM / INPUT TOUT OUTPUT 0V_0(.) V_(.) R /

More information

Preface. Notebook Computer W330SU2. Service Manual. Preface

Preface. Notebook Computer W330SU2. Service Manual. Preface W0U Preface Notebook omputer W0U ervice Manual Preface I Preface Notice The company reserves the right to revise this publication or to change its contents without notice. Information contained herein

More information

HF SuperPacker Pro 100W Amp Version 3

HF SuperPacker Pro 100W Amp Version 3 HF SuperPacker Pro 00W mp Version Revised 0 0 V Stamps KOOR This is the third generation HF SuperPacker Pro 00W Version home construction project offered by HF Projects. This is a group construction project

More information

PCIextend 174 User s Manual

PCIextend 174 User s Manual PIextend 7 User s Manual Preliminary M6- February Sycard Technology 8-F Miraloma Way Sunnyvale, 98 (8) 79- (8) 79- FX PIextend 7 User s Manual Page. Introduction Sycard Technology's PIextend 7 PI extender

More information

R12 INTEL UMA/DISCRETE SYSTEM DIAGRAM

R12 INTEL UMA/DISCRETE SYSTEM DIAGRAM R INTEL UM/ISRETE SYSTEM IGRM +V/+V PG. +.VTT/+.V PG. PU ore PG. VGore/+.V PG. +.VSUS harger PG. PG. ischarger PG. UM VGORE LN ard reader RTS-GR / PG. PG. LN LN RTSEH / K SOIMM Max. G PG. SOIMM Max. G

More information

G D8V_S3 667/8000MHz WXGA/SXGA+ LVDS. New card G577 USB 2.0. ACPI in 1 TRL8101E 23 PCI-E / USB 2.0 LPC BUS KBC.

G D8V_S3 667/8000MHz WXGA/SXGA+ LVDS. New card G577 USB 2.0. ACPI in 1 TRL8101E 23 PCI-E / USB 2.0 LPC BUS KBC. E YTEM / Project code: TP P0 lock iagram YTEM / Mobile PU PWQI LK EN. ILPRYLFT-P RTMT-0-V-RT HOT U Penryn, /00/0MHz@.0V Line Out odec H udio PI-E/U.0 L IHM New card PIe ports MI In PI/PI RIE M/M Pro/ U.0

More information

T53S Main BD. R1.2 Block Diagram

T53S Main BD. R1.2 Block Diagram T Main. R. lock iagram LV PE Merom PU LV / ULV PE, F F 00/ MHz LOK EN. ILPRLF-T PE FN Thermal sensor PE 0 RT HMI PE PE M Nvidia NP- M PE 0,,,,,, PE udio L PE,, 0 F PI-E X zalia LP restline PM PE 0,,,,,

More information

XDP. Webcam AU6433-GBL. USB 480Mb/s. PCIE BUS 100MHz PCIE BUS XDP SIO11

XDP. Webcam AU6433-GBL. USB 480Mb/s. PCIE BUS 100MHz PCIE BUS XDP SIO11 P- Revision:. PE TTLE LOK RM HNE HTORY - HNE HTORY - HNE HTORY - LOK TRUTON NL&REET MP POWER FLOW POWER TRUTON 9 ~ POWER EQUENE andy ridge L- PLTRT_PU# R HNNEL R HNNEL 9 ~9 R TERMNTON & XXXXX ougar Point

More information

RF_3_SHUTD_0 RF_4_SHUTD_0 RF_3_SHUTD_1 RF_4_SHUTD_1 RF_3_GPIO_2 RF_4_GPIO_2 RF_3_GPIO_3 RF_I2C_SDA RF_I2C_SCL RF_4_GPIO_3 RF_1_SHUTD_0 PORT_EXP

RF_3_SHUTD_0 RF_4_SHUTD_0 RF_3_SHUTD_1 RF_4_SHUTD_1 RF_3_GPIO_2 RF_4_GPIO_2 RF_3_GPIO_3 RF_I2C_SDA RF_I2C_SCL RF_4_GPIO_3 RF_1_SHUTD_0 PORT_EXP R HUT_0 R HUT_0 R HUT_ R HUT_ R PIO_ R PIO_ R PIO_ R PIO_ R HUT_0 R HUT_0 R HUT_ R HUT_ R PIO_ R_IO_[0:] R PIO_ E_T_TO_E_RT E_T_TO_E_RT MVRK_E MO_EL MVRK_E MO_EL E_RT_TO_E_T MVRK_E MO_EL MVRK_E MO_EL E_RT_TO_E_T

More information

INTEL Arrandale. ATI Madison. INTEL PCH Ibex Peak-m +3V/+5V +1.05V/+1.8V PG.36. SODIMM1 Max. 4GB HDMI. CPU Core PG.39 VGA Core/+1.

INTEL Arrandale. ATI Madison. INTEL PCH Ibex Peak-m +3V/+5V +1.05V/+1.8V PG.36. SODIMM1 Max. 4GB HDMI. CPU Core PG.39 VGA Core/+1. +V/+V PG. +.V/+.V PG. PU ore PG. VG ore/+.v PG. +.V/+.V PG. +.VTT PG. UM VGORE harger PG. UM IS SYSTEM IGRM SOIMM Max. G PG. SOIMM Max. G PG. M ROM PG. R hannel R hannel INTEL rrandale.mm X.mm pin PG TP

More information

G HDMI 4, 5. DVI ATI M76-M PCI-EG. Page.44~50 LAN 10/100/1000 PCI-E6. INTEL 82566MM Page.23,24 PCI-E3 PCI-E4 /USB 2.

G HDMI 4, 5. DVI ATI M76-M PCI-EG. Page.44~50 LAN 10/100/1000 PCI-E6. INTEL 82566MM Page.23,24 PCI-E3 PCI-E4 /USB 2. R lock iagram LK EN. / MHz R MI In x I LPR / MHz odec L /MHz ZLI OP MP Q INT.PKR x OK E R PI-E PI-Express U.0 PORT/PORT Repeater/ PIEQX0 ock Port x Jack In x RJ- Ethernet Port x HMI x RT x U.0 x udio In

More information

REVISION HISTORY DESCRIPTION INITIAL SCHEMATIC AIY REMOVED ANALOG SWITCHES CHANGED FEEDBACK

REVISION HISTORY DESCRIPTION INITIAL SCHEMATIC AIY REMOVED ANALOG SWITCHES CHANGED FEEDBACK REVISION HISTORY Notes - Unless otherwise noted. Resistances values in Ohms. apacitance values in micrarads (uf). ll 0.uF and 0.0uF capactors are decoupling and should be placed near the I they are shown

More information

B0549-SCH-01 RD VEGA STDP4028 (DVI to DPTx) Reference Design PCB# Revision History

B0549-SCH-01 RD VEGA STDP4028 (DVI to DPTx) Reference Design PCB# Revision History 0-SH-0 R-0 VEG STP0 (VI to PTx) Reference esign P# 00- Revision History SHEMTI SHEET ate uthor Version omments 0. ontents, Revision History Sept., 00 Tony W. Rev. Initial schematic. 0. Overview Oct., 00

More information

Power supply, reset circuit, reference voltage and power indicator. Analogue and digital inputs with options for FET outputs

Power supply, reset circuit, reference voltage and power indicator. Analogue and digital inputs with options for FET outputs VR core and power 00v.0 Power supply, reset circuit, reference voltage and power indicator. Port 00v.0 nalogue and digital inputs with options for FET outputs Port 00v.0 igital inputs with optional FET

More information

Generated by Foxit PDF Creator Foxit Software For evaluation only.

Generated by Foxit PDF Creator Foxit Software   For evaluation only. I_ST I_SLK K_% R K_% R L_0 L_ L_ L_ KEY TON_STHL /F NN_ NN_ P M VS OUTL P OUTR VR MIIN VREF V HOSI LOSI R X pf LOSO.KHZ M_% pf HOSO X pf MHz HOSI 0 pf POWER Generated by Foxit PF reator Foxit Software

More information

SWITCH BD ASSY R40II1 REV:02 PCB SW BD R40IIx REV *11.50*1.2 6L +*V_AUX +*V +*V_LDO +*V_DDR OFF. AC/DC S4/Moff (Suspend to Disk) OFF OFF OFF

SWITCH BD ASSY R40II1 REV:02 PCB SW BD R40IIx REV *11.50*1.2 6L +*V_AUX +*V +*V_LDO +*V_DDR OFF. AC/DC S4/Moff (Suspend to Disk) OFF OFF OFF Intel Penryn PU + antiga + IHM hipset R0IIx M/ / 0 VER PE 0 0 LK IRM MIELLNEU 0 PI 0 0 PU Penryn of PU Penryn of 0 N antiga of 0 N antiga of 0 N antiga of 0 N antiga of N antiga of N antiga of LK ENERTR

More information

YROTATE-IT-RX23T YROTATE-IT-RX23T_3-10.SCH YROTATE-IT-RX23T YROTATE-IT-RX23T_9-10.SCH. Date APR, 29, 2015 Sheet.0 OF

YROTATE-IT-RX23T YROTATE-IT-RX23T_3-10.SCH YROTATE-IT-RX23T YROTATE-IT-RX23T_9-10.SCH. Date APR, 29, 2015 Sheet.0 OF YROTTE-IT-RXT YROTTE-IT-RXT_-0.H YROTTE-IT-RXT YROTTE-IT-RXT_-0.H YROTTE-IT-RXT YROTTE-IT-RXT_-0.H YROTTE-IT-RXT YROTTE-IT-RXT_-0.H YROTTE-IT-RXT YROTTE-IT-RXT_-0.H YROTTE-IT-RXT YROTTE-IT-RXT_-0.H YROTTE-IT-RXT

More information

AS1117M3 or LM1117MPX-ADJ ADJ. C20 0.1uF + C56. + C57 10uF. 10 uf R K 1% R18 GND 10.0K 1%

AS1117M3 or LM1117MPX-ADJ ADJ. C20 0.1uF + C56. + C57 10uF. 10 uf R K 1% R18 GND 10.0K 1% K POWER SW JP EXTERNL POWER FUSE 0. uf VT 0 uf R SM or LMMPX-J VIN VOUT U 0.0K % J R.K % 0uF REG_V 0 0.uF REG_V J PV PV_US_TGT V_M0X POWER_SELET R0 0Ohm V to V ENTER POSITIVE.

More information

INDEX/ RESET& EEPROM JINPIN ELECTRICAL COMPANY LTD.ZHUHAI.S.E.Z SF_CE SF_SO SF_CLK SF_SI SF_CE SF_SO SF_CLK SF_SI PC_SCL PC_SDA SCL SDA RST

INDEX/ RESET& EEPROM JINPIN ELECTRICAL COMPANY LTD.ZHUHAI.S.E.Z SF_CE SF_SO SF_CLK SF_SI SF_CE SF_SO SF_CLK SF_SI PC_SCL PC_SDA SCL SDA RST N Updata /N P. R.K R 00 R 00 R.K P_SL P_S V R K SF_E U PMVF00 E SO WP VSS V HOL SK SI SF_LK V 0.UF/V SF_E SF_LK P_SL P_S SL S V SL' S' SF_E SF_LK P_SL P_S SL S V SL' S' U T 0 V WP SL S SL' S' 0.UF/V R

More information

Preface. Notebook Computer N150SC / N150SD. Service Manual. Preface

Preface. Notebook Computer N150SC / N150SD. Service Manual. Preface eurocom shark Preface Notebook omputer N0 / N0 ervice Manual Preface I Preface Notice The company reserves the right to revise this publication or to change its contents without notice. Information contained

More information

NHT Pro. A20 Digital Meter. From Low. Voltage 3 R814. Power 3. Supply. From Left Power Amp. From. Rigjht 2. Amp R810 4.

NHT Pro. A20 Digital Meter. From Low. Voltage 3 R814. Power 3. Supply. From Left Power Amp. From. Rigjht 2. Amp R810 4. igital Meter R0.K V 0 0.UF U0 R 0 V R0 K 0 0.uF 0.V R9 R K K V V V 0 09 0 N0 0UF/V Low 0UF/V 00UF/V R R 00K 00K 0 pf Left N0 0 N N 0 VR0 0K 0 0.uF R 0M 0 0.uF k U0 9 0 V0 0.uF N0 V PI 0 09 R R 0 SPL GREEN

More information

THE UNIVERSITY OF NEWCASTLE University Drive Callaghan NSW 2308 Australia

THE UNIVERSITY OF NEWCASTLE University Drive Callaghan NSW 2308 Australia MicroL MicroLon.Sch Timers_nalog Timers_nalog.Sch IO ufferingsch IO uffering.sch Power Supply Power Supply.Sch Mitsubishi ackplane oard ate: THE UNIVERSITY OF NEWSTLE University rive allaghan NSW 0 ustralia

More information

Serial Console BB ON LED STATUS LED. Power. Reset Q101 2N7002K. Emergency Stop. Stepper Drivers. emmc. emmc. steppers.sch. e-stop.sch.

Serial Console BB ON LED STATUS LED. Power. Reset Q101 2N7002K. Emergency Stop. Stepper Drivers. emmc. emmc. steppers.sch. e-stop.sch. To save money on all the pin headers when buying parts for a few boards, you can get large breakaway headers instead of the individual parts. You will need a total of: pins of single-row header pins of

More information

Extreme/Meron 2M/4M SV FSB:667 or 800 MHz 4~7. Host BUS 667/800MHz. PCIe x16 8~14. DMI I/F 100MHz. USB 2.0 USB x 427 SATA PATA PCI/PCI BRIDGE 22~25

Extreme/Meron 2M/4M SV FSB:667 or 800 MHz 4~7. Host BUS 667/800MHz. PCIe x16 8~14. DMI I/F 100MHz. USB 2.0 USB x 427 SATA PATA PCI/PCI BRIDGE 22~25 LT- lock iagram YTEM / TP0 INPUT OUTPUT 0 /MM M/M Pro/x 0 RJ ONN EXT MI LK EN ILPR Thermal ensor/ Fan control MT RII / RII / lot lot Ricoh R ardreader OROM M0/M 0/00M/000M TLE RJ ML0 ONN RELTEK H UIO OE

More information

CD-DET TP5_CS- LCDPWR RFPWR CHPD5 GP05 GP25 RST5 L13 D12 D11 D10 LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS- LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS-

CD-DET TP5_CS- LCDPWR RFPWR CHPD5 GP05 GP25 RST5 L13 D12 D11 D10 LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS- LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS- SPST SW L 0uH.uF TP HEER NO STUFF TP 0 HEER NO STUFF TP TP pf Y.uF.uF 0 HEER NO STUFF 0 HEER NO STUFF MHz, 0ppm pf.uf (OUT) (IN) R 0K /W % 0uF OUT OUT OUT OUT KLT L 0 L_MISO L_MOSI L_SK S_S- L_S- L_- L_

More information

SCHEMATIC REV. DRAWING NO RELAY CONTROL CHART A A DE N V C L O REVISIONS

SCHEMATIC REV. DRAWING NO RELAY CONTROL CHART A A DE N V C L O REVISIONS THI RWIN I THE PROPERTY OF NLO EVIE IN. IT I NOT TO E REPROUE OR OPIE, IN WHOLE OR IN PRT, OR UE IN FURNIHIN INFORMTN TO OTHER, OR FOR NY OTHER PURPOE ETRIMENTL TO THE INTERET OF NLO EVIE. THE EQUIPMENT

More information

XBee Wi-Fi Dev Kit Block Diagram Socketed Through-hole Variant PART NO O c Digi International Inc. 6. Disconnect switches

XBee Wi-Fi Dev Kit Block Diagram Socketed Through-hole Variant PART NO O c Digi International Inc. 6. Disconnect switches 0 Xee Wi-i or Xee Z isconnect switches ar raph river ar raph U-to-serial converter U onnector Vibration Motor Power upply Input:.V to V Output:.V PWM-to-frequency converter circuit uzzer (kz) arrel ack

More information

Z96S CPU MEROM 34W P.3~5. DDR2 16Mx16 x4 CLOCK GEN ICS 9LPR364BGLF-T P.25. DDR2 16Mx16 x4 NORTH. nvidia DDR2 SO-DIMM0 BRIDGE

Z96S CPU MEROM 34W P.3~5. DDR2 16Mx16 x4 CLOCK GEN ICS 9LPR364BGLF-T P.25. DDR2 16Mx16 x4 NORTH. nvidia DDR2 SO-DIMM0 BRIDGE 0_lock iagram 0_ystem etting 0_Merom PU () 0_Merom PU () 0_PU P. 0_PM--PU () 0_PM--R/PE () 0_PM--R U () 0_PM--PWER () 0_PM--PWER () _PM--/TRPPIN () _IHM() _IHM() _IHM() _IHM--PEW/ () _R -IMM0 _R -IMM _R

More information

AS1117M3 or LM1117MPX-ADJ REG_VDD ADJ. C20 0.1uF U6. + C57 10uF R K 1% GND 3.92K 1%

AS1117M3 or LM1117MPX-ADJ REG_VDD ADJ. C20 0.1uF U6. + C57 10uF R K 1% GND 3.92K 1% K POWER SW JP EXTERNL POWER FUSE 0. uf VT + 0 uf SM or LMMPX-J REG_V VIN VOUT + 0uF 0 0.uF U R 0.0K % J R.K % REG_V J PV PV_US_TGT V_M0X POWER_SELET R0 0Ohm V to V ENTER POSITIVE.

More information

C uF T16 VDD T15 TMS TMS MCU_PORT_VDD T14 TDO TDO T13 JCOMP JCOMP PF3 T12 PF3 T11 VDDE3 5.0V PF4 T10 PF4 PJ5 PJ5 PF6 PF6 PF9 PF9 5.0V 5.

C uF T16 VDD T15 TMS TMS MCU_PORT_VDD T14 TDO TDO T13 JCOMP JCOMP PF3 T12 PF3 T11 VDDE3 5.0V PF4 T10 PF4 PJ5 PJ5 PF6 PF6 PF9 PF9 5.0V 5. Size FSM No. WG No. Rev of 9 Galen Street Floor M 0 US MP0EMO Schematic -- MU and Symbol V V P P P P P 9 P0 0 P P P P0 VE V REFYP V P PK P P P 9 P 0 P0 P P P V P P P P9 P P P0 P P 9 P 0 P P P9 P P P P

More information

T h e C S E T I P r o j e c t

T h e C S E T I P r o j e c t T h e P r o j e c t T H E P R O J E C T T A B L E O F C O N T E N T S A r t i c l e P a g e C o m p r e h e n s i v e A s s es s m e n t o f t h e U F O / E T I P h e n o m e n o n M a y 1 9 9 1 1 E T

More information

C90S C90S CLOCK GEN ICS9LPR363AGLF-T P.03 CPU THERMAL CONTROL. MXM Interface NORTH DDR2 SO-DIMM0 BRIDGE DDR2 SO-DIMM1 SOUTH BRIDGE EC ITE IT8511EP.

C90S C90S CLOCK GEN ICS9LPR363AGLF-T P.03 CPU THERMAL CONTROL. MXM Interface NORTH DDR2 SO-DIMM0 BRIDGE DDR2 SO-DIMM1 SOUTH BRIDGE EC ITE IT8511EP. 0 00_00_000 LOK iagram HITORY Power equence LKEN-ILPRLF-T N-_ N-_ N-_ N-_ N-_ 0 L- L- L- L- RII_-IMMs RII_-Termination MXM Interface MXM Power & N NIO_-LV & Inverter NIO_-RT 0 NIO_-VIEO NIO_-HMI onnector

More information

MT9V128(SOC356) 63IBGA HB DEMO3 Card

MT9V128(SOC356) 63IBGA HB DEMO3 Card MT9V(SO) IG H MO ard Page escription Page lock iagram Pinout Sensor Power Supply VideoOut_lock_Reset xternal Interface Rev Who ate escription Rev 0.0 jwrede 0/0/0 ase Schematic for ustom esign Rev 0. aralex

More information

CONTENTS: REVISION HISTORY: NOTES:

CONTENTS: REVISION HISTORY: NOTES: ONTENTS: PGE - ONTENTS PGE - POWER, XOS PGE - SI, SI, JTG PGE - S/eMM, US, HMI, GPIO, OMPOSITE PGE - SOIMM REVISION HISTORY: V.0 - /0/0 NOTES: These reduced schematics omit core SMPS and LPR circuitry

More information

nrf52840-mdk V1.0 An Open-Source, Micro Development Kit for IoT Applications using the nrf52840 SoC Revision History Function Description Page Rev.

nrf52840-mdk V1.0 An Open-Source, Micro Development Kit for IoT Applications using the nrf52840 SoC Revision History Function Description Page Rev. nrf0-mk V.0 n Open-Source, Micro evelopment Kit for IoT pplications using the nrf0 So Revision History Function escription Page Rev. escription Title Sheet V.0 The First Release Power Supply US.0 Hub PLink

More information

U1-1 R5F72115D160FPV

U1-1 R5F72115D160FPV pf R NF_ X MHz, pf ON_XTL ON_EXTL R R NF_,,,, R NF_ R NF_ R R,,,, M M M_LK M_LK SEMn TI TMS TK TRSTn K R K R K R K R EXTL XTL M M M_LK M_LK TESTM SEMn TI TMS_WTX TK_WSK TRSTn_WRX U- RFFPV VREF VREFVSS

More information

Quickfilter Development Board, QF4A512 - DK

Quickfilter Development Board, QF4A512 - DK Quickfilter evelopment oard, QF - K nalog Inputs - U +.V +.V J N hannel J N hannel J N hannel J N hannel U +.V +.V U +.V U +.V Prototyping rea J J Optional +V External Power x Header 0." US onnector U

More information

P a g e 5 1 of R e p o r t P B 4 / 0 9

P a g e 5 1 of R e p o r t P B 4 / 0 9 P a g e 5 1 of R e p o r t P B 4 / 0 9 J A R T a l s o c o n c l u d e d t h a t a l t h o u g h t h e i n t e n t o f N e l s o n s r e h a b i l i t a t i o n p l a n i s t o e n h a n c e c o n n e

More information

MSP430F16x Processor

MSP430F16x Processor MSP0x Processor V_. V_ V_. U Vcc Vcc R 0K SW, ETHER_T_00, ETHER_T_0, ETHER_T_0, ETHER_T_0, ETHER_T_0, ETHER_T_0, ETHER_T_0, ETHER_T_0 P.0/TLK P./T0 P./T P./T P./SMLK P./T0 P./T P./T /RST/NMI 0.u P UTTON_

More information

Renesas Starter Kit for RL78/G13 CPU Board Schematics

Renesas Starter Kit for RL78/G13 CPU Board Schematics Renesas Starter Kit for RL/G PU oard Schematics REV REF TE RWN Y 0.0 raft.0.0 TES.00 Release.0.0 YOI.0 Release 0.0.0 YOI PGE ESRIPTION INEX RL/G Microcontroller Switches, LEs, RESET, PSU E, Serial Port

More information

VF-co-cc. F3Jr CPU CLOCK GEN. ATI M64-M or M76-M NORTH DDR2 SO-DIMM0 BRIDGE DDR2 SO-DIMM1 TPM 1.2 INFINEON SLB9635 SOUTH BRIDGE EC ITE IT8510E

VF-co-cc. F3Jr CPU CLOCK GEN. ATI M64-M or M76-M NORTH DDR2 SO-DIMM0 BRIDGE DDR2 SO-DIMM1 TPM 1.2 INFINEON SLB9635 SOUTH BRIDGE EC ITE IT8510E 0 0 0 0 0 0 0 lock iagram ystem etting * PU-YONH(HOT) PU-YONH(PWR) * N-PM(HOT) * U ONN * I ROM * LE * R Mx x Option PU YONH MEROM W W LOK EN I 0 FJr 0 0 0 N-PM(MI & F) N-PM(RPHI) N-PM(R) N-PM(PWR) 0 &

More information

SS8 BLOCK DIAGRAM CPU PCH DIS. Codec Board. Nvidia N12P-GE (128bit) 29mm X 29mm BGA 973. Sandy Bridge 35W 31mm X 24mm BGA 1023 SV

SS8 BLOCK DIAGRAM CPU PCH DIS. Codec Board. Nvidia N12P-GE (128bit) 29mm X 29mm BGA 973. Sandy Bridge 35W 31mm X 24mm BGA 1023 SV IS SS LOK IGRM PGE RIII-SOIMM0 H=.mm H=.mm PGE RIII-SOIMM PGE PGE RIII MT/s RIII MT/s ST 00M /S FI LINK.GT /s PU Sandy ridge W mm X mm G 0 SV PGE ~ MI LINK GT /s PIEx Nvidia NP-GE (bit) mm X mm G R x Mxx

More information

DR1 (Roberts) Schematics Document ufcpga Mobile Penryn Intel Cantiga-GM + ICH9M REV : A00

DR1 (Roberts) Schematics Document ufcpga Mobile Penryn Intel Cantiga-GM + ICH9M REV : A00 R () chematics ocument ufpg Mobile Penryn Intel antiga-gm + IHM 00-0-0 REV : 00 : Nopop omponent Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. over Page

More information

Preface. Notebook Computer P775DM2 (-G) Service Manual. Preface

Preface. Notebook Computer P775DM2 (-G) Service Manual. Preface PM (-) Preface Notebook omputer PM (-) ervice Manual Preface I Preface Notice The company reserves the right to revise this publication or to change its contents without notice. Information contained

More information

NV11,4Mx16 DDR, RGB, INTERNAL DVI-I, AGP.

NV11,4Mx16 DDR, RGB, INTERNAL DVI-I, AGP. . NV.V 00PF 00PF 00PF 0.UF 0.UF 0.UF 0.UF 0UF 0UF 0 0.UF 0.UF.V TO- -pin package Semtech Z, Unisem US0 00 NV O- RG-PWR-IN.V@ /- 0mV 0UF 00PF 00PF 0 00PF 0UF 00PF 0UF 0 0.UF 0 00PF 0.UF 0 O0 U POWR SNS

More information

Block Diagram SGTL5000 PG. 3. Power PG. 8. Communication PG.6. I2S Signals PG.7. Analog Inputs PG.4. Analog Outputs PG.5.

Block Diagram SGTL5000 PG. 3. Power PG. 8. Communication PG.6. I2S Signals PG.7. Analog Inputs PG.4. Analog Outputs PG.5. lock iagram I R Select I/SPI Mode Select MLK Source ommunication PG. US to I/SPI IS Signals PG. nalog Inputs PG. IS Interface Line-In / Microphone nalog Outputs PG. Headphone SGTL PG. igital Header P PSI

More information

#1 10P/DIL NORTH #3 #3 #3 #3 #3 #3 #3 #3 R198 RES0603 RES0603 DNP DNP DNP RES0603 RES0603 RES SDI_N 3-SDO_N 3-ALERT_N 3-CS_N 3-SCLK_N 3-CONV_N

#1 10P/DIL NORTH #3 #3 #3 #3 #3 #3 #3 #3 R198 RES0603 RES0603 DNP DNP DNP RES0603 RES0603 RES SDI_N 3-SDO_N 3-ALERT_N 3-CS_N 3-SCLK_N 3-CONV_N P REVISION REOR J SP88 0 - RE N_JK P 90-00_-POS TP # - Remove these components to stack north # - Populate these components to stack north Use k Resistors or adjust as needed Header - Molex 90-0 PITORS,

More information

KEIm Baseboard. PAGE DESCRIPTION 1 Block Diagram, History 2 SoM Connector. 3 LCD Connector. 4 Ethernet. 5 UART 6 Analog 7 Peripheral 8 Power

KEIm Baseboard. PAGE DESCRIPTION 1 Block Diagram, History 2 SoM Connector. 3 LCD Connector. 4 Ethernet. 5 UART 6 Analog 7 Peripheral 8 Power KEIm aseboard REV TE PGES ESRIPTION.0.0 Oct//0 ll INITIL REVISION RELESE..0 Feb//0 ll MP REVISION RELESE PGE ESRIPTION lock iagram, History SoM onnector L onnector Ethernet URT nalog Peripheral Power KONO

More information