STAR (Federer) 0.4 Page Modified: Tuesday, December 29, :50:37

Size: px
Start display at page:

Download "STAR (Federer) 0.4 Page Modified: Tuesday, December 29, :50:37"

Transcription

1 0 -- OVER HEET 0 -- YTEM LOK RM 0 -- LOK MP 0 -- POWER MP 0 -- POWER EQUENY RM 0 -- POWER EQUENY TMN 0 -- MU MP 0 -- REET NL MP 0 -- alpella (M,PE,F) 0 -- alpella (LK,M,JT) -- alpella (R) -- alpella (POWER/N) -- alpella (RPH POWER) -- PH (H,JT,T) -- PH (P-E,MU,LK) -- PH (M,F,PO,LV) -- PH (P,U,NVRM,PO) -- PH (POWER) -- R(O-MM_0&) 0 -- V (P-E/TRP) / -- V_ (O) / -- V_ (R) / -- V_ (P) / -- V_ (POWER) / -- VRM (R) -- EK (T0E) -- OE/JK/PEKER/M -- LN (RTL0EL)/LOK EN -- ard Reader 0 -- WLN/T/M/U/MOUNTN -- LV/RT/Webcam -- HM -- N/attery/OP/FN -- PWR_harger MXET -- V/.V N000RHT -- Vcore MX00 --.V VTT/V.0RUN --.VR0.VV.RUN -- PWR_Others power plane 0 -- PU VRE & ecoupling -- TV/VPE P. Leader heck by esign by Hon Hai Precision ndustry o. Ltd. Foxconn em nc. HN R& phone: --- ndex Page ize ocument Number Rev ustom TR (Federer) 0. Page Modified: Tuesday, ecember, 00 :0: (UT/MT) heet of

2 VRMx Mx R P PU M/Ti Park XT bit P0 Pe X ntel rrandale (alpella) (TP:W) 00/0 MHZ O-MM 0 00/0 MHZ R() P LK en RealTek LPVTR P HM onn. P HM Level hifterp (-pin rp socket). mm X. mm P 00/0 MHZ O-MM 00/0 MHZ R() P X,TL.MHZ LV onn. RT onn. P P nt. peaker x P nalog Mic x Ext. Mic n Jack Headphone Jack P P U aughter oard U.0 ( amp) x U.0 ( amp) x uffer Level hifter E P P P0 P0 LV MUX P RT MUX P OE RealTek L0-R P H U.0 F -0 mm X mm M X outh ridge PH - bex Peak-M HM (U x ) (PE x ) (T x ) P Pe U.0 T H P LN RealTek RTL0EL (0/00) P Option WLN or WLNT Half ize Mini-ard P0 T : H T : O O ROM M P P P Transformer ELT LFE0 RJ Option luetooth Module ard Reader RealTek RT P Option M Modem P0 P0 -N- ombo onnector RJ Option V Webcam (F. lens) eti 00; OmniVision OV0; Micron M-; P aughter oard Power utton Lid witch P FN P K ROM K P PWM PO P Embedded ontroller TE T0E LP P KMX P/ Mus Keyboard Touch P Thermal ensor EM--ZL P ystem P P Foxconn em nc. YTEM LOK RM Hon Hai Precision ndustry o. Ltd. HN R& phone: --- ize ocument Number Rev ustom attery Pack P harger MXET P dapter V P TR (Federer) 0. Page Modified: Tuesday, ecember, 00 :0:0 (UT/MT) heet of

3 (MHz) LK_PU_LK LK_PU_LK# P P (MHz) M M LK_PH_PU_LK LK_PH_PU_LK# (00MHz) (MHz) LK_M_PH LK_M_PH# LK_REFLK LK_REFLK# W E F (00MHz) (0MHz) N N T T LK_PH_EXP LK_PH_EXP# LK_PH_P LK_PH_P# E PU RRNLE (00MHz) (.MHz) K0 LPVTR 0 0 LK_PE_T LK_PE_T# LK_REF_M_PH MHz rystal H H P H H PH (00MHz) (00MHz) (MHz) LK_PH_PE_LN K LK_PH_PE_LN# K LK_PH_PE_MN M LK_PH_PE_MN# M LK_P_J N LN RTL0EL WLN EU R J (MHz) LK_P_K P E TE0 P LK_P_F (MHz) (00MHz) P LK_M_R ardreader (MHz) RT LK_PH_PE LK_PH_PE#K0 K (MHz) LK_M_N.MHz rystal PU M/PRK Hon Hai Precision ndustry o. Ltd. Foxconn em nc. HN R& phone: --- LOK MP ize ocument Number Rev ustom TR (Federer) :0: (UT/MT) Page Modified: heet of Tuesday, ecember,

4 daptor.v 0W/W VT E_LW_EN EN(V) T TP0 For V VRE V N-T-E V V//. V// in 0~ in 0~ P 00_M P V.L//. in 0~ PT_O_NP to T0 N_E to T0./. PWR_harger attery harger witch Mode MXET P0 UX_EN 00_M LP_#_R EN(V.L) T TP0 For V.L P 00_M MP _VRUN N For V. EN P POO T TP0 For V V.L N-T-E E_LW_EN V.//. V. V. N-T-E V PL-TR V./0.00/0.00 V.// in 0~ in 0~ V._ELY/./. in 0~ FN0P_NL V. V.//. in 0~ LP_#_R T TPRYR For V.0 EN_PV P POO.0_P V.0//. in 0~ attery Pack P P MVP_VR_ON LP_#_R MXM MX00 FOR V_ORE HN# P T VTT TP witch Mode FOR EN/PV P LK_EN# PWR POO MVP_PWR VTT_P V_ORE// // in 0~ in 0~ LP_#_R T TPR For V_ORE/W EN P0 POO V_ORE/0/ in 0~ FX_VR_EN EN P() For VFX_ORE P POO VFXORE_PWR VFX_ORE// in 0~ LP_#_R:H 00_M T TPR For V. R V. N-T-E V V.// LP_#_R PL0 V./0/ VPE/./..V.0V in 0~ in 0~ LP_#_R:H V0. P V0.//0. in 0~ LP_#_R MREL MM For witch Enable V P V/0.0 in 0~ Hon Hai Precision ndustry o. Ltd. Foxconn em nc. HN R& phone: --- witching Linear ontrol signal Power Rail POWER MP ize ocument Number Rev ustom Page Modified: heet of Tuesday, ecember, 00 :0: (UT/MT) TR (Federer) 0.

5 POWER EQUENY RM (.) MVP_PWR VFX_ORE (UM) LK_EN# (.) MVP. K 0 V0. MVP_VR_ON rrandale FX_VR_EN() FX_VR_EN (0) LK_PU_LK PH_PWROK RTN# VPWROO_ VPWROO_0 M_RMPWROK VTT_P (.).0_P(.) V.0 V. V._VQ PU PLT_RT# H_PUPWR V. V. V () () MEPWROK PWROK Y_PWROK PLTRT# PROPWR PM_RM_PWR() RMPWROK LP_#_R () LP_# bex Peak-M PWRTN# RMRT# LP_# () V.L VL E_PWRTN# RMRT# LP_#_R (.) LL (.) LO () () T N000RHT EN EN_LO V._RT E T0E VREF () (0) PWR_WN# () T W M_VREF V. LP_#_R () LP_# V. V E_LW_EN () Hon Hai Precision ndustry o. Ltd. Foxconn em nc. HN R& phone: --- POWER EQUENY RM ize ocument Number Rev ustom Page Modified: heet of Tuesday, ecember, 00 :0: (UT/MT) TR (Federer) 0.

6 POWER EQUENE TMN (OFF)->0-> ->0-> 0->->0 VT VT VT VL VL VL UX_EN UX_EN UX_EN V.L V.L V.L PWR_WN# PWR_WN# PWR_WN# E_LW_EN E_LW_EN E_LW_EN V./ V./ V./ RMRT# RMRT# RMRT# E_PWRT# PWR_WN# PWR_WN# LP_#_R LP_#_R LP_#_R LP_#_R LP_#_R LP_#_R LP_#_R LP_#_R LP_#_R V. V. V. ystem Rail ystem Rail ystem Rail.0_P.0_P.0_P MVP_VR_ON MVP_VR_ON MVP_VR_ON V_ORE V_ORE V_ORE MVP_PWR MVP_PWR MVP_PWR PH_PWROK PH_PWROK PH_PWROK M equence Park equence V_ORE V._ELY VPE V_ORE V. VPE V. V. V._ELY V. Hon Hai Precision ndustry o. Ltd. Foxconn em nc. HN R& phone: --- POWER EQUENE TMN ize ocument Number Rev ustom Page Modified: heet of Tuesday, ecember, 00 :0: (UT/MT) TR (Federer) 0.

7 iscrete PU.K ohm V._ELY.K ohm N00.K ohm V._ELY V._ELY V._ELY LV T LV LK HM T HM LK RT T RT LK L T LK PU M/Park Package T LK PH MT MLK MU& MP PH_M_T_ PH_M_LK_ V. V..K ohm N00 PH_M_T_ PH_M_LK_ V..K ohm MM0 MM V_YN V. LOK EN RT LV V.K ohm RT T_ RT LK_ LV T LV LK uffer Level hift E RT T RT LK.K ohm V..K ohm V. URT T URT LK ULV T ULV LK RT T RT LK ML0T ML0LK L T L LK P_TRLT P_TRLLK PH_M0_T_ PH_M0_LK_ V. V..K ohm N00 PH_M0_T_ PH_M0_LK_ V..K ohm WLN HM.K ohm HM T HM LK Level hifter.k ohm UTM T UTM LK PH_M_T_ PH_M_LK_ MLT MLLK V..K ohm V. N00 V.L V. V.L E_M_T_L E_M_LK_L.K ohm.k ohm V..K ohm MT MLK Temp ensor E_M0_T_ E_M0_LK_ harger attery N00 V.L E_M0_T_L E_M0_LK_L.K ohm E_M_T_L E_M_LK_L MT0 MLK0 E TE0 MT MLK Tuesday, ecember, Hon Hai Precision ndustry o. Ltd. Foxconn em nc. HN R& phone: --- MU& MP ize ocument Number Rev ustom TR (Federer) 0. Page Modified: 00 :0: (UT/MT) heet of

8 REET NL MP Hon Hai Precision ndustry o. Ltd. Foxconn em nc. HN R& phone: --- REET NL MP ize ocument Number Rev ustom TR (Federer) :0: (UT/MT) Page Modified: heet of Tuesday, ecember,

9 [] M_TXN[:0] [] M_TXP[:0] [] M_RXN[:0] [] M_RXP[:0] [] F_TXN[:0] [] F_TXP[:0] [] F_FYN0 [] F_FYN [] F_NT [] F_LYN0 [] F_LYN M_TXN0 M_TXN M_TXN M_TXN M_TXP0 M_TXP M_TXP M_TXP M_RXN0 M_RXN M_RXN M_RXN M_RXP0 M_RXP M_RXP M_RXP F_TXN0 F_TXN F_TXN F_TXN F_TXN F_TXN F_TXN F_TXN F_TXP0 F_TXP F_TXP F_TXP F_TXP F_TXP F_TXP F_TXP UX M_RX#[0] M_RX#[] M_RX#[] M_RX#[] M_RX[0] M_RX[] M_RX[] M_RX[] M_TX#[0] M_TX#[] F M_TX#[] H M_TX#[] M_TX[0] F M_TX[] E M_TX[] M_TX[] E F_TX#[0] F_TX#[] F_TX#[] F_TX#[] F_TX#[] E F_TX#[] F F_TX#[] F_TX#[] F_TX[0] F_TX[] 0 F_TX[] F_TX[] F_TX[] E0 F_TX[] F0 F_TX[] F_TX[] F F_FYN[0] E F_FYN[] F_NT F F_LYN[0] F_LYN[] ocket_ntel_u M ntel(r) F P EXPRE -- RPH PE_OMP PE_OMPO PE_ROMPO PE_R PE_RX#[0] PE_RX#[] PE_RX#[] PE_RX#[] PE_RX#[] PE_RX#[] PE_RX#[] PE_RX#[] PE_RX#[] PE_RX#[] PE_RX#[0] PE_RX#[] PE_RX#[] PE_RX#[] PE_RX#[] PE_RX#[] PE_RX[0] PE_RX[] PE_RX[] PE_RX[] PE_RX[] PE_RX[] PE_RX[] PE_RX[] PE_RX[] PE_RX[] PE_RX[0] PE_RX[] PE_RX[] PE_RX[] PE_RX[] PE_RX[] PE_TX#[0] PE_TX#[] PE_TX#[] PE_TX#[] PE_TX#[] PE_TX#[] PE_TX#[] PE_TX#[] PE_TX#[] PE_TX#[] PE_TX#[0] PE_TX#[] PE_TX#[] PE_TX#[] PE_TX#[] PE_TX#[] PE_TX[0] PE_TX[] PE_TX[] PE_TX[] PE_TX[] PE_TX[] PE_TX[] PE_TX[] PE_TX[] PE_TX[] PE_TX[0] PE_TX[] PE_TX[] PE_TX[] PE_TX[] PE_TX[] K J J F F E 0 J H H F E F F 0 0 L M M M0 L K M J K H0 H F E L M M L0 M K M H K 0 F E PE_OMP PE_RXN PE_RXN PE_RXN PE_RXN PE_RXN PE_RXN0 PE_RXN PE_RXN PE_RXN PE_RXN PE_RXN PE_RXN PE_RXN PE_RXN PE_RXN PE_RXN0 PE_RXP PE_RXP PE_RXP PE_RXP PE_RXP PE_RXP0 PE_RXP PE_RXP PE_RXP PE_RXP PE_RXP PE_RXP PE_RXP PE_RXP PE_RXP PE_RXP0 PE_TXN PE_TXN PE_TXN PE_TXN PE_TXN PE_TXN0 PE_TXN PE_TXN PE_TXN PE_TXN PE_TXN PE_TXN PE_TXN PE_TXN PE_TXN PE_TXN0 PE_TXP PE_TXP PE_TXP PE_TXP PE_TXP PE_TXP0 PE_TXP PE_TXP PE_TXP PE_TXP PE_TXP PE_TXP PE_TXP PE_TXP PE_TXP PE_TXP0 RX._% RX 0_% PE_RXN[..0] [0] PE_RXP[..0] [0] PE_TXN0 PE_TXN PE_TXN PE_TXN PE_TXN PE_TXN PE_TXN PE_TXN PE_TXN PE_TXN PE_TXN0 PE_TXN PE_TXN PE_TXN PE_TXN PE_TXN PE_TXP0 PE_TXP PE_TXP PE_TXP PE_TXP PE_TXP PE_TXP PE_TXP PE_TXP PE_TXP PE_TXP0 PE_TXP PE_TXP PE_TXP PE_TXP PE_TXP Place the resistor within 00 mils of the processor X X X X X X X X X X0 X X X X X X X X X X0 X X X X X X X X X X0 X X PE_TXN0_ [0] PE_TXN_ [0] PE_TXN_ [0] PE_TXN_ [0] PE_TXN_ [0] PE_TXN_ [0] PE_TXN_ [0] PE_TXN_ [0] PE_TXN_ [0] PE_TXN_ [0] PE_TXN0_ [0] PE_TXN_ [0] PE_TXN_ [0] PE_TXN_ [0] PE_TXN_ [0] PE_TXN_ [0] PE_TXP0_ [0] PE_TXP_ [0] PE_TXP_ [0] PE_TXP_ [0] PE_TXP_ [0] PE_TXP_ [0] PE_TXP_ [0] PE_TXP_ [0] PE_TXP_ [0] PE_TXP_ [0] PE_TXP0_ [0] PE_TXP_ [0] PE_TXP_ [0] PE_TXP_ [0] PE_TXP_ [0] PE_TXP_ [0] RX0 0_% N F0 F F F N0 N0 RX 0_% N UXE P RV L RV L RV L RV J RV RV M RV L RV J RV H RV0 RV RV E RV E0 RV M0 F[0] M F[] P F[] L F[] L0 F[] M F[] N F[] M F[] K F[] K F[] K F[0] J F[] N0 F[] N F[] J F[] J F[] J0 F[] K0 F[] H RV_TP_ RV RV 0 RV 0 RV U RV T RV0 RV RV RV_NTF_ RV_NTF_ J RV J RV RV_NTF_ RV_NTF_ RV_NTF_0 RV_NTF_ REERVE RV RV RV RV RV RV_NTF_ RV RV RV_NTF_0 RV_NTF_ RV_NTF_ RV_NTF_ RV RV RV RV RV RV0 RV RV RV RV_NTF_ RV_NTF_ RV_NTF_ RV_NTF_ RV RV_TP_ RV_TP_0 KEY RV RV RV RV RV_TP_ RV_TP_ RV_TP_ RV_TP_ RV_TP_0 RV_TP_ RV_TP_ RV_TP_ RV_TP_ RV_TP_ RV_TP_ RV_TP_ RV_TP_ RV_TP_ RV_TP_0 RV_TP_ RV_TP_ RV_TP_ RV_TP_ RV_TP_ V J J H K L R J J P T T R L L P0 P L T T P R T T P R R E F J H R R E V V N W W N E P N N RX 0_% N RX 0_% N ocket_ntel_u iscrete PU: nstall UM: Not nstall RX RX RX RX RX K_% N F_FYN0 K_% N F_FYN K_% N F_NT K_% N F_LYN0 K_% N F_LYN F F isplay Port Presence : isabled ; No Physical isplay Port attached to Embedded isplay Port 0 : Enable ; n external isplay Poert device is connected to the Embedded isplay Port F RX.0K_% N P Express onfiguration elect F0 : ingle PE 0 : ifurcation enabled F0 RX.0K_% N F F F Reserved - Temporarily used for early larksfield samples. F larksfield (only for early samples pre-e) - onnect to N with.0k Ohm/% resistor RX.0K_% N F F P Express tatic Lane Reversal : Normal Operation 0 : Lane Numbers Reversed ->0, ->,... RX.0K_% Hon Hai Precision ndustry o. Ltd. Foxconn em nc. HN R& phone: --- alpella (M,PE,F) ize ocument Number Rev ustom TR (Federer) :0: (UT/MT) Page Modified: heet of Tuesday, ecember,

10 Layout Note: omp0, connect with Zo=. ohm, make trace length shorter then 0.". Width=0mil(M) omp, connect with Zo= ohm, make trace length shorter then 0.". Width=mil(M) [] H_PE [] PROHOT# [,] PM_THRMTRP# [] H_PM_YN [] H_PUPWR [] PM_RM_PWR [,,,,,,] [,,] VTT_P LP_#_R RM_PWR V._VQ V. RX _% RX.K_% N XP_RT#_R V. RX [,0] PLT_RT# larksfield:.v(rx0=.k %; RX=0 %) rrandale :.0V(RX0=.K % ; RX= %) RX.K_% N RX K_% N RX._% RX 0_% [,,] VTT_P [,].0_P Place close to chip RX._% K_% RX 0_% OMP OMP OMP OMP0 H_TERR# PUPWR PUPWR0 VTTPWROO H_PWR_XP X0 M TPPWROO RX RX.K_% 0_% L RTN# UX RX 0_% ocket_ntel_u Modify for reduce power consumption on 00 RX 0_% N RX 0_% RX 0_% LVW RX 0_% RX0._% RX 0_% N RX0 0_% RX0.K_% V. UX T OMP T T H K T N K TERR# PE PROHOT# THERMTRP# H_PURT# P REET_O# L N N VPWROO_ VPWROO_0 RM_PWR K M_RMPWROK M UX RX 0_% LVW OMP OMP OMP0 KTO# PM_YN VTTPWROO X RX VTTPWROO RX K_% K_% M THERML PWR MNEMENT LOK R M JT & PM TK 0 P TM k~k PU TRT k~k PU T 0 PU TO unconnect T_M 0 PU TO_M unconnect [,] MVP_PWR [] PROHOT# LK LK# LK_TP R0 LK_TP# T0 PE_LK E PE_LK# PLL_REF_LK PLL_REF_LK# M_RMRT# F V._VQ V. V. V. LK_PH_EXP_R LK_PH_EXP#_R LK_PH_P_R LK_PH_P#_R XP_PRY# XP_PREQ# R module w/o this function RX XP_TLK.K_% XP_TM XP_TRT# N XP_T XP_TO XP_T_M XP_TO_M XP_O0 XP_O XP_O XP_O XP_O XP_O XP_O XP_O RX M_% 00 LK_TP_P LK_TP_N M_ROMP0 M_ROMP[0] L RX 00_% M_ROMP M_ROMP[] M RX._% M_ROMP M_ROMP[] N RX 0_% PM_EXT_T#[0] N PM_EXT_T#[] P PRY# T PREQ# P TK N TM P TRT# T T T TO R T_M R TO_M P R# N PM#[0] J PM#[] K PM#[] K PM#[] J PM#[] J PM#[] H PM#[] K PM#[] H _% N _% N _% N _% N _% _% QX E E _RT# [,] RX RX RX RX RX RX PTEU RX RX RX RX RX RX H_PUPWR PM_EXTT#0 XP_TO XP_TM XP_T XP_PREQ# XP_TLK XP_TRT# QX N00 OT- 0_% 0_% 0_% N 0_% 0_% 0_% N PH_PROHOT# [,] V._VQ [,,,0,] V. [,,,,,,0,,,,,0,,,,,,,,0,] [,,,,,,,0] V. [,,] V. [,,,,,,,0,,,,] RX 0K_% RX0 K_% RX0 0K_% RX 0_% [,] E_PWRTN# LK_PH_PU_LK [] LK_PH_PU_LK# [] (MHz) iscrete :RX,RX Not nstall and RX,RX 0 ohm UM: RX,RX 0 ohm and RX,RX Not nstall PM_EXTT# [] XP_PREQ# XP_PRY# XP_O0 XP_O XP_O XP_O XP_O XP_O XP_O XP_O H_PUPWR_XP H_PWR_XP XP_TLK RX 00K_% ON LK_PH_EXP [] LK_PH_EXP# [] LK_PH_P [] LK_PH_P# [] RX 0_% N H-00-0-L---TR N V. QX N00 OT- RX K_% hange to "N" Hole N0 N OFN_0 OFN_0 OFN_ OFN_ N N OT_0 OT_0 0 OT_ OT_ N N OT_ OT_ OT_ OT_ N N 0 OFN_0 OFN_0 OFN_ OFN_ N N OT_0 OT_0 OT_ OT_ 0 N0 N OT_ OT_ OT_ OT_ N N PWROO_HOOK0 TPLK_HOOK 0 HOOK TPLK#_HOOK V_O_ V_O_ HOOK REET#_HOOK HOOK R#_HOOK N N 0 TO L TRTn TK T TK0 TM N N 0 Hole X nf_xr_v (00MHz) (0MHz) R_RMRT# [] PH_R_RT# [] LK_TP_P LK_TP_N XP_RT#_R _RT# XP_TO XP_TRT# XP_T XP_TM larksfield:.v(rx=.k %; RX=.0K %) rrandale :.0V(RX=.K % ; Rx=.K %) larksfield:.v(rx=k %; RX=K %) rrandale :.0V(RX=K % ; R=ohm %) Hon Hai Precision ndustry o. Ltd. Foxconn em nc. HN R& phone: --- alpella (LK,M,JT) ize ocument Number Rev ustom TR (Federer) :0: (UT/MT) Page Modified: heet 0 of Tuesday, ecember,

11 UX UX [] R Q[:0] [] R Q[:0] [] R 0 [] R [] R [] R # [] R R# [] R WE# R Q0 R Q R Q R Q R Q R Q R Q R Q R Q R Q R Q0 R Q R Q R Q R Q R Q R Q R Q R Q R Q R Q0 R Q R Q R Q R Q R Q R Q R Q R Q R Q R Q0 R Q R Q R Q R Q R Q R Q R Q R Q R Q R Q0 R Q R Q R Q R Q R Q R Q R Q R Q R Q R Q0 R Q R Q R Q R Q R Q R Q R Q R Q R Q R Q0 R Q R Q R Q E0 F0 E F E E H0 K J 0 J J0 L M M L L K N P H F K K F J J J0 J L0 K K L K L N M0 R L M N T P M N M T T L R P U E E _Q[0] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[0] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[0] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[0] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[0] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[0] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[0] _Q[] _Q[] _Q[] _[0] _[] _[] _# _R# _WE# R YTEM MEMORY _K[0] _K#[0] _KE[0] _K[] _K#[] _KE[] _#[0] _#[] _OT[0] _OT[] _M[0] _M[] _M[] _M[] _M[] _M[] _M[] _M[] _Q#[0] _Q#[] _Q#[] _Q#[] _Q#[] _Q#[] _Q#[] _Q#[] _Q[0] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[] _M[0] _M[] _M[] _M[] _M[] _M[] _M[] _M[] _M[] _M[] _M[0] _M[] _M[] _M[] _M[] _M[] P Y Y P E E F H M M N0 N R M0 R M R M R M R M R M R M R M R Q#0 F R Q# J R Q# N R Q# H R Q# K R Q# P R Q# T R Q# F H M H K0 N R Y W V V T Y U T U T V R Q0 R Q R Q R Q R Q R Q R Q R Q R 0 R R R R R R R R R R 0 R R R R R R LK_R0 [] R LK_R#0 [] R KE0 [] R LK_R [] R LK_R# [] R KE [] R #0 [] R # [] R OT0 [] R OT [] R M[:0] [] R Q#[:0] [] R Q[:0] [] R [:0] [] [] R 0 [] R [] R [] R # [] R R# [] R WE# R Q0 R Q _Q[0] R Q _Q[] R Q _Q[] R Q _Q[] E R Q _Q[] R Q _Q[] R Q _Q[] R Q _Q[] R Q _Q[] R Q0 _Q[] F R Q _Q[0] F R Q _Q[] R Q _Q[] F R Q _Q[] F R Q _Q[] R Q _Q[] H R Q _Q[] R Q _Q[] J R Q _Q[] J R Q0 _Q[] R Q _Q[0] R Q _Q[] J R Q _Q[] J R Q _Q[] J R Q _Q[] K R Q _Q[] L R Q _Q[] M R Q _Q[] K R Q _Q[] K R Q0 _Q[] M R Q _Q[0] N R Q _Q[] F R Q _Q[] R Q _Q[] J R Q _Q[] K R Q _Q[] R Q _Q[] R Q _Q[] J R Q _Q[] H R Q0 _Q[] K R Q _Q[0] K R Q _Q[] M R Q _Q[] N R Q _Q[] K R Q _Q[] K R Q _Q[] M R Q _Q[] M R Q _Q[] P R Q _Q[] N R Q0 _Q[] T R Q _Q[0] N R Q _Q[] N R Q _Q[] N R Q _Q[] T R Q _Q[] T R Q _Q[] N R Q _Q[] P R Q _Q[] P R Q _Q[] T R Q0 _Q[] T R Q _Q[0] P R Q _Q[] R0 R Q _Q[] T0 _Q[] _[0] W _[] R _[] _# Y _R# _WE# R YTEM MEMORY - _K[0] _K#[0] _KE[0] _K[] _K#[] _KE[] _#[0] _#[] _OT[0] _OT[] _M[0] _M[] _M[] _M[] _M[] _M[] _M[] _M[] _Q#[0] _Q#[] _Q#[] _Q#[] _Q#[] _Q#[] _Q#[] _Q#[] _Q[0] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[] _M[0] _M[] _M[] _M[] _M[] _M[] _M[] _M[] _M[] _M[] _M[0] _M[] _M[] _M[] _M[] _M[] W W M V V M E H K H L R T F J L H L R R E H M L P R U V T V R T R R R R P R F P N R M0 R M R M R M R M R M R M R M R Q#0 R Q# R Q# R Q# R Q# R Q# R Q# R Q# R Q0 R Q R Q R Q R Q R Q R Q R Q R 0 R R R R R R R R R R 0 R R R R R R LK_R0 [] R LK_R#0 [] R KE0 [] R LK_R [] R LK_R# [] R KE [] R #0 [] R # [] R OT0 [] R OT [] R M[:0] [] R Q#[:0] [] R Q[:0] [] R [:0] [] ocket_ntel_u ocket_ntel_u Hon Hai Precision ndustry o. Ltd. Foxconn em nc. HN R& phone: --- alpella (R) ize ocument Number Rev ustom TR (Federer) :0: (UT/MT) Page Modified: heet of Tuesday, ecember,

12 FOR V: x F inside cavity, x 0 F under cavity and x 0 F between inductor and socket on top layer X uf_xr_.v X uf_xr_.v X uf_xr_.v X 0uF_YV_0V X 0uF_YV_0V V_ORE X uf_xr_.v X uf_xr_.v X 0uF_YV_0V X 0uF_YV_0V X 0uF_YV_0V X X pf_npo_0v 0uF_YV_0V V_ORE X uf_xr_.v V_ORE X uf_xr_.v V_ORE X uf_xr_.v V_ORE X 0uF_YV_0V V_ORE X 0uF_YV_0V V_ORE X 0uF_YV_0V V_ORE X 0uF_YV_0V [0,,,,,,,0] V_ORE [] X uf_xr_.v X uf_xr_.v X 0uF_YV_0V X 0uF_YV_0V X 0uF_YV_0V X pf_npo_0v X0 uf_xr_.v X uf_xr_.v X0 0uF_YV_0V X 0uF_YV_0V X0 0uF_YV_0V UXF V_ORE V V V V V 0 V V V V V0 F V F V F V F V F V F0 V F V F V F V F V0 V V V V V 0 V V V V V0 V V V V V 0 V V V V V0 V V V V V 0 V V V V V0 Y V Y V Y V Y V Y V Y0 V Y V Y V Y V Y V0 V V V V V V V V V V V0 V V V V V V V V V0 U V U V U V U V U V U0 V U V U V U V U V0 R V R V R V R V R V R0 V R V R V R V R V0 P V P V P V P V P V P0 V P V P V P V P V00 ocket_ntel_u PU ORE UPPLY POWER ENE LNE PU V.V RL POWER VTT0_ VTT0_ VTT0_ VTT0_ VTT0_ VTT0_ VTT0_ VTT0_ VTT0_ VTT0_0 VTT0_ VTT0_ VTT0_ VTT0_ VTT0_ VTT0_ VTT0_ VTT0_ VTT0_ VTT0_0 VTT0_ VTT0_ VTT0_ VTT0_ VTT0_ VTT0_ VTT0_ VTT0_ VTT0_ VTT0_0 VTT0_ VTT0_ VTT0_ VTT0_ VTT0_ VTT0_ VTT0_ VTT0_ VTT0_ VTT0_0 VTT0_ VTT0_ VTT0_ VTT0_ P# V[0] V[] V[] V[] V[] V[] V[] PRO_PRLPVR VTT_ELET ENE V_ENE V_ENE VTT_ENE V_ENE_VTT H H H H0 J J H H F F F F E E F0 E0 0 0 Y0 W0 U0 T0 J J J J N K K K L L M M M N J J TP0 TP_P0 X 0uF_YV_0V P# [] V0 [] V [] V [] V [] V [] V [] V [] PM_PRLPVR [] MVP_MON [] VTT_ENE [] FOR VTT: x F under cavity x 0 F edge caps X uf_xr_.v X 0uF_YV_0V X uf_xr_.v X 0uF_YV_0V rrandale drives this pin High larksfield drives this pin Low. V_ORE RX 00_% RX 00_% X 0uF_YV_0V VENE [] VENE [] Place close to PU X 0uF_YV_0V X 0uF_YV_0V K K K K J J0 J J H H H H H H H H H H H H H 0 F0 F F F F F E E E E E E E E E E E 0 0 X0 0uF_YV_0V UX V V V V V V V V V V0 V V V V V V V V V V0 V V V V V V V V V V0 V V V V V V V V V V00 V0 V0 V0 V0 V0 V0 V0 V0 V0 V0 V V V V V V V V V V0 V V V V V V V V V V0 V V V X 0uF_YV_0V V NTF V_NTF V_NTF V_NTF V_NTF V_NTF V_NTF V_NTF T T R UXH T0 V T V R V R V R V R V R V R0 V R V R V0 R V R V R V R V P0 V P V P V P0 V P V P V0 P V N V N V N V N0 V N V M V M V M V M0 V0 M V M V M V M V M V M V L V L V L V L0 V0 L V L V L V L V L V K V K V K V K0 V K V0 J V J V J0 V J V J V J V J V J V J V H V0 H V H V H V H V H0 V H V H V H V H V H0 V0 H V H V H V H V H V 0 V F V F V F V E V0 ocket_ntel_u TP_MP_V_NTF TP_P0TP TP TP_MP_V_NTF TP_P0TP TP TP_MP_V_NTF TP_P0TP TP TP_MP_V_NTF TP_P0TP TP V V V V V V V V V V V0 V V V V V V V V V V00 V0 V0 V0 V0 V0 V0 V0 V0 V0 V0 V V V V V V V V V V0 V V V V V V V V V V0 V V V V V V V V V V0 V V V V V V V V V V0 V V V V V V V V V V0 E E E E E0 E E E E E Y Y Y W W W W W W0 W W W W W V0 U U U T T T T T T0 T T T T T R0 P P P N N N N N N0 N N N N N M0 L L L L L L K K K0 ocket_ntel_u Hon Hai Precision ndustry o. Ltd. Foxconn em nc. HN R& phone: --- alpella (POWER/N) ize ocument Number Rev ustom Page Modified: heet of Tuesday, ecember, 00 :0:0 (UT/MT) TR (Federer) 0.

13 [0,,,,,,,0] VFX_ORE VFX_ORE [0] V._VQ V._VQ [0,,,0,] VFX_ORE Max urrent for ntegrated raphics Rail MX_VX---- V. V. [,,] RX 0_% N iscrete PU: nstall UM: Not nstall X uf_xr_.v X 0uF_T_.V.X. X uf_xr_.v iscrete PU: Not nstall UM: nstall X uf_xr_.v X 0uF_YV_0V X0 uf_xr_.v X uf_xr_.v X 0uF_YV_0V x F x 00 0 F edge caps UX T VX T VX T VX T VX R VX R VX R VX R VX P VX P VX0 P VX P VX N VX N VX N VX N VX M VX M VX M VX M VX0 L VX L VX L VX L VX K VX K VX K VX K VX J VX J VX0 J VX J VX H VX H VX H VX H VX J VTT_ J VTT_ H VTT_ K VTT_ J VTT_ J VTT_0 J VTT_ H VTT_ VTT_ VTT_ VTT_ F VTT_ E VTT_ E VTT_ RPH F PE & M POWER ENE LNE RPH Vs R -.V RL.V.V VX_ENE VX_ENE FX_V[0] FX_V[] FX_V[] FX_V[] FX_V[] FX_V[] FX_V[] FX_VR_EN FX_PRLPVR FX_MON VQ VQ VQ VQ VQ VQ VQ VQ VQ VQ0 VQ VQ VQ VQ VQ VQ VQ VQ VTT0_ VTT0_0 VTT0_ VTT0_ VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ VPLL VPLL VPLL R T M P N P M P N R T M J F E E Y W W U T T P N N L H P0 N0 L0 K0 J J0 J H H0 H L L M iscrete PU: Not nstall UM: nstall RX0 0_% RX 0_% FX_V_ENE [0] FX_V_ENE [0] FX_V0 [0] FX_V [0] FX_V [0] FX_V [0] FX_V [0] FX_V [0] FX_V [0] FX_PRLPVR [0] FX_MON [0] iscrete PU: nstall UM: Not nstall FX_MON iscrete PU: Not nstall UM: nstall X X X X X X X X uf_yv_.v uf_yv_.v uf_yv_.v uf_yv_.v uf_yv_.v uf_xr_.v uf_xr_.v 0uF_T_.V.X. X uf_yv_.v X uf_xr_.v X uf_xr_.v FX_VR_EN [0] RX.K_% V._VQ Max urrent for VPLL Rail. X uf_yv_.v X.uF_XR_0V 00 X.uF_XR_.V 00 RX K_% N X00 uf_xr_.v FOR R: x F x F V. X0 pf_npo_0v X pf_npo_0v ocket_ntel_u FOR VPLL: x. F x F x F x 00. F Hon Hai Precision ndustry o. Ltd. Foxconn em nc. HN R& phone: --- alpella (RPH POWER) ize ocument Number Rev ustom TR (Federer) :0:0 (UT/MT) Page Modified: heet of Tuesday, ecember,

14 MFX MFX RTRT# V. V.L V. V.L [,,,,,] V. [0,,,,,,,0,,,,] [] [0] [] [0] [] [0] [] [0] [] 00m RT T ON HEER Header_X_u P P U_TLK M_TLK U_OUT M_OUT U_REET# M_REET# U_YN M_YN ME_Reflash <MHz> V. V.L RT RT RT T_00m OT- R 0_% R 0_% VccRT m R M_% V_RT R _% R _% R _% R _% R _% R _% R0 _% R _% PH JT isable ~m uf_yv_.v under the ramdoor R 0K_% uf_yv_.v R 0K R 0K_% H_TLK H_OUT H_REET# H_YN R 0_% N pf_npo_0v pf_npo_0v R 0K_% V. RT_KX.KHZ_.P_0PPM RT_KX uf_yv_.v Q N00 OT- PO V_RT [] [] [0] PH_P_MO_R Y mils RTRT# RTRT# NTRUER# R H_PKR U_N0 M_N 0K_% TP_P0TP00 TP00 TP_P0TP TP H_TLK H_YN H_REET# H_OUT R K_% R 0_% R 0M_% NTVRMEN TP_P0TP TP JT_TK JT_TM JT_T JT_TO JT_RT# PH_P_LK P0_ROM_0# TP_P0TP TP PH_P_MO PH_P_MO R nstall for No-reboot Low=efault High=No-reboot 0 P 0 0 F0 E F H J0 M K K J J V Y Y V U RTX RTX RTRT# RTRT# NTRUER# NTVRMEN H_LK H_YN PKR H_RT# H_N0 H_N H_N H_N H_O bexpeak-m H_PKR RT H H_OK_EN# / PO H_OK_RT# / PO JT_TK JT_TM JT_T JT_TO JT_RT# P_LK P_0# P_# P_MO P_MO P JT LP T R K_% N NT_ERRQ FWH0 / L0 FWH / L FWH / L FWH / L FWH / LFRME# LRQ0# LRQ# / PO ERRQ T0RXN T0RXP T0TXN T0TXP TRXN TRXP TTXN TTXP TRXN TRXP TTXN TTXP TRXN TRXP TTXN TTXP TRXN TRXP TTXN TTXP TRXN TRXP TTXN TTXP TOMPO TOMP TLE# T0P / PO TP / PO F K K K K H H H H F F F F H H F F F F T Y V V. V.0 V_RT V LP_0 LP_ LP_ LP_ LP_FRME# LP_RQ#0 NT_ERRQ T_RXN0 T_RXP0 T_TXN0 T_TXP0 T_RXN T_RXP T_TXN T_TXP T_RXN T_RXP T_TXN T_TXP T_LE# T0P TP R 0K_% R0._% R V. 0_% LP_0 [,0] LP_ [,0] LP_ [,0] LP_ [,0] LP_FRME# [,0] LP_RQ#0 [] NT_ERRQ [] TP TP0 TP0 TP V.0 TP_P0 TP_P0 TP_P0 TP_P0 TLE# V. [0,,,,,,0,,,,,0,,,,,,,,0,] V.0 [,,,,] V_RT [,] V [,,,,,,,,] V. R 0K_% H 0nF_XR_0V H 0nF_XR_0V H 0nF_XR_0V H 0nF_XR_0V V V_O. H.uF_XR_.V 00.0 H.uF_XR_.V 00 H 0nF_XR_0V H 0nF_XR_0V H 0nF_XR_0V H 0nF_XR_0V V T_TXP0_ T_TXN0_ T_RXN0_ T_RXP0_ H pf_npo_0v N H0 pf_npo_0v N V_O V. T_TXP_ T_TXN_ T_RXN_ T_RXP_ RJ K_% E_O_N# LOT Pad V V V 0 V 0 hell TX TX- hell RX- RX hell N N N N N N N N N Pad LOT Pad V V 0 V V 0 hell TX TX- hell RX- RX hell N N N N N N N N N Pad Header_X 0u NTH Pad Pad NTH Header_X 0u RJ 0_% NTH Pad Pad NTH T H ONN T O ONN E_O_N#_R [] R 00_% R 00_% R 00_% R 0K_% T0P TP R 0K_% R 0K_% R0 00_% R 00_% R 00_% R 0K_% EXTERNL P0 ROM NTERFE(FOR U) ON Power pin current max. 00 m (less ms) V. P0_ROM_0# R.K_% JT_TM JT_T JT_TO JT_RT# JT_TK PH_P_MO R _% RX 0_% N R 0_% PH_P_0# PH_P_MO_R WP#0 U # V O HOL# WP# LK N O FLH_O-_M V. uf_yv_.v HOL#0 PH_P_LK PH_P_MO_R V. V. R.K_% [] M_FLH0_EN V. R_NERT0 P0_ROM_0# R 0K_% R_NERT0 M_FLH0_EN P0_ROM_0# PH_P_MO_R PH_P_MO_R 0 PH_P_LK FP_P_00u_Natural V. U V PH_P_0# N Y NMX (OR ate) V RH 0K_% N00 QJ N00 OT- H/O tatus LE LEH LE_White K_% N00 N00 QJ N00 OT- V RH Hon Hai Precision ndustry o. Ltd. Foxconn em nc. HN R& phone: --- PH (H,JT,T)/T ONN ize ocument Number Rev ustom Page Modified: heet of Tuesday, ecember, 00 :0: (UT/MT) TR (Federer) 0.

15 V.L V. V. V.0 V.L [,,,,,] V. [0,,,,,,,0,,,,] V. [0,,,,,,0,,,,,0,,,,,,,,0,] V.0 [,,,,] V. V. V. V. [] PE_RXN [] PE_RXP [] PE_TXN_ [] PE_TXP_ [0] PE_RXN [0] PE_RXP [0] PE_TXN_ [0] PE_TXP_ 0 PE_TXN PE_TXP PE_TXN PE_TXP 0 J0 F H W U0 T0 U V E F H J W T U U V U PERN PERP PETN PETP PERN PERP PETN PETP PERN PERP PETN PETP PERN PERP PETN PETP PERN PERP PETN PETP PERN PERP PETN PETP PERN PERP PETN PETP P-E* Mus ontroller Link MLERT# / PO MLK MT ML0LERT# / PO0 ML0LK ML0T MLLERT# / PO MLLK / PO MLT / PO L_LK L_T L_RT# PE LKRQ# / PO LKOUT_PE N LKOUT_PE P H J MLERT# PH_M_LK_ PH_M_T_ ML0LERT# PH_M0_LK_ PH_M0_T_ M MLLERT# E0 PH_M_LK_ PH_M_T_ T T T H PE_LK_REQ# R0 0K_% N 0K_% LK_PH_PE# R 0_% LK PH_PE R 0_% R 0K_% 0K_% R.K_% R R R R.K_% 0K_% V. R.K_% R.K_% LK_PH_PE#_R [0] LK_PH_PE_R [0] OT- OT- V. V. V.L R 0_% R.K_% (00MHz) R.K_% Q N00 Q N00 OT- R.K_% Q N00 Q0 N00 OT- OT- Q N00 R.K_% R.K_% R.K_% PH_M_LK_ [,,0] PH_M_T_ [,,0] E_M_LK_L [] E_M_T_L [] PU_PWROK [,] [] LN_LK_REQ# [0] WLN_LK_REQ# V. V. R 0K_% R 0K_% (00MHz) [] LK_PH_PE_LN# [] LK_PH_PE_LN V. (00MHz) [0] LK_PH_PE_MN# [0] LK_PH_PE_MN LN_LK_REQ# R 0K_% WLN_LK_REQ# J J K K P M M U M M N PERN PERP PETN PETP LKOUT_PE0N LKOUT_PE0P PELKRQ0# / PO LKOUT_PEN LKOUT_PEP PELKRQ# / PO LKOUT_PEN LKOUT_PEP PELKRQ# / PO0 From LK UFFER PE LKOUT_M_N LKOUT_M_P LKOUT_P_N / LKOUT_LK_N LKOUT_P_P / LKOUT_LK_P LKN_M_N LKN_M_P LKN_LK_N LKN_LK_P LKN_OT_N LKN_OT_P LKN_T_N / K_N LKN_T_P / K_P N N T T W P P F E H H LK_PH_EXP# [0] LK_PH_EXP [0] LK_PH_P# [0] LK_PH_P [0] LK_M_PH# [] LK_M_PH [] LK_PU_LK# [] LK_PU_LK [] LK_REFLK# [] LK_REFLK [] LK_PE_T# [] LK_PE_T [] (00MHz) (0MHz) (00MHz) (MHz) (MHz) (00MHz) V. R 0K_% H H LKOUT_PEN LKOUT_PEP PELKRQ# / PO REFLKN LKN_PLOOPK P J LK_REF_M_PH [] LK_P_F [] (.MHz) (MHz) Port Port Port Port Port Port Function LN Un-used WLN Un-used Un-used TP,TP T_TP V. TP,TP T_TP V. TP,TP T_TP V. R0 0K_% R 0K_% R 0K_% M M M J0 J H K K P LKOUT_PEN LKOUT_PEP PELKRQ# / PO LKOUT_PEN LKOUT_PEP PELKRQ# / PO LKOUT_PE N LKOUT_PE P PE LKRQ# / PO lock Flex XTL_N XTL_OUT XLK_ROMP LKOUTFLEX0 / PO LKOUTFLEX / PO LKOUTFLEX / PO LKOUTFLEX / PO H H F T P T N0 XTL_N XTL_OUT XLK_ROMP R 0._% PU ELET# LKOUTLEX LKOUTLEX LK_M_R_R TP TP_P0 TP TP_P0 V.0 R _% R M_% XTL_OUT 0_% PU ELET# [] LK_M_R [] R Y MHZ_0P_0PPM pf_npo_0v R 0_% N pf_npo_0v Port Un-used bexpeak-m Port Un-used Port Un-used P-E Port Table PU ELET# R 0K_% V. Hon Hai Precision ndustry o. Ltd. Foxconn em nc. HN R& phone: --- PH (P-E,MU,LK) ize ocument Number Rev ustom TR (Federer) :0:0 (UT/MT) Page Modified: heet of Tuesday, ecember,

16 [] ULV LK [] ULV T V. V. V.0 V. [0,,,,,,,0,,,,] V. [0,,,,,,0,,,,,0,,,,,,,,0,] V.0 [,,,,] [0,] _RT# [,] PH_PWROK [] M_RXN0 [] M_RXN [] M_RXN [] M_RXN [] M_RXP0 [] M_RXP [] M_RXP [] M_RXP [] M_TXN0 [] M_TXN [] M_TXN [] M_TXN [] M_TXP0 [] M_TXP [] M_TXP V.0 [] M_TXP [0] PM_RM_PWR [] RMRT# [] U_PWR_N_K [0,] E_PWRTN# [] E_PREENT [] E_LOW_T# R._% R 0_% M_RXN0 M_RXN M_RXN M_RXN M_RXP0 M_RXP M_RXP M_RXP M_TXN0 M_TXN M_TXN M_TXN M_TXP0 M_TXP M_TXP M_TXP R 0K_% PM_R# PWROK MEPWROK U M0RXN J MRXN W0 MRXN J0 MRXN M0RXP MRXP 0 MRXP 0 MRXP E M0TXN F MTXN 0 MTXN E MTXN M0TXP H MTXP 0 MTXP MTXP H F T K 0 M P P F M_ZOMP M_ROMP Y_REET# R 0_% Y_PWROK M Y_PWROK R 0_% PWROK MEPWROK LN_RT# RMPWROK RMRT# U_PWR_K / PO0 PWRTN# PREENT / PO TLOW# / PO R# bexpeak-m M ystem Power Management F F_RXN0 F_RXN F_RXN F_RXN F_RXN F_RXN F_RXN F_RXN F_RXP0 F_RXP F_RXP F_RXP F_RXP F_RXP F_RXP F_RXP F_NT F_FYN0 F_FYN F_LYN0 F_LYN WKE# LKRUN# / PO U_TT# / PO ULK / PO LP_# / PO LP_# LP_# LP_M# TP PMYNH LP_LN# H J E F W J F H J J Y P F E H P K N J0 F TP T_TP LP_# LP_# LP_# PM_LP_M# PM_LP_W# PM_LP_LN# F_TXN0 [] F_TXN [] F_TXN [] F_TXN [] F_TXN [] F_TXN [] F_TXN [] F_TXN [] F_TXP0 [] F_TXP [] F_TXP [] F_TXP [] F_TXP [] F_TXP [] F_TXP [] F_TXP [] F_NT [] F_FYN0 [] F_FYN [] F_LYN0 [] F_LYN [] PE_WKE# [,0] PM_LKRUN# [] PM_U_TT# [] R 0_% R 0_% R0 0_% TP TP_P0 TP TP_P0 TP TP_P0 V. [] ULV_NV_EN [] ULV_V_EN LP_#_R [] LP_#_R [,] LP_#_R [0,,,,,,] H_PM_YN [0] [] ULV_PWM R.K_% R.K_% R 0K_% R 0K_% R.K_% R 0_% R 0_% iscrete PU: Not nstall UM: nstall TP_P0 TP ULV LK ULV T ULV_TRL_LK ULV_TRL_T ULV_ ULV_V [] ULV LKN [] ULV LKP [] ULV N0 [] ULV N [] ULV N [] ULV P0 [] ULV P [] ULV P [] ULV LKN [] ULV LKP [] ULV N0 [] ULV N [] ULV N [] ULV P0 [] ULV P [] ULV P [] URT_ [] URT_ [] URT_R [] URT LK [] URT T [] URT_HYN [] URT_VYN R K_0.% iscrete PU: K_% UM: K_0.% ULV_VREFH ULV_VREFL URT_REF Place resistor close to PH U T L_KLTEN T L_V_EN Y L_KLTTL L LK Y L T L_TRL_LK V L_TRL_T P LV_ P LV_V T LV_VREFH T LV_VREFL V LV_LK# V LV_LK _REF RT_RTN bexpeak-m LV LV_T#0 LV_T# Y LV_T# V LV_T# LV_T0 0 LV_T Y LV_T V LV_T P LV_LK# P LV_LK Y LV_T#0 T LV_T# U LV_T# T LV_T# Y LV_T0 T LV_T U0 LV_T T LV_T RT_LUE RT_REEN RT_RE V RT LK V RT T Y RT_HYN Y RT_VYN RT igital isplay nterface VO_TVLKNN VO_TVLKNP VO_TLLN VO_TLLP VO_NTN VO_NTP VO_TRLLK VO_TRLT P_UXN P_UXP P_HP P_0N P_0P P_N P_P P_N P_P P_N P_P P_TRLLK P_TRLT P_UXN P_UXP P_HP P_0N P_0P P_N P_P P_N P_P P_N P_P P_TRLLK P_TRLT P_UXN P_UXP P_HP P_0N P_0P P_N P_P P_N P_P P_N P_P J J F H T T J U J 0 0 W Y E V0 E0 0 F H U0 U T J0 0 J F H E P_TRLLK P_TRLT UTM_TXN UTM_TXP UTM_TXN UTM_TXP UTM_TX0N UTM_TX0P UTM_LKN UTM_LKP TP TP_P0 TP TP_P0 UTM LK [] UTM T [] UHM_ET [] PM_LKRUN# _RT# PE_WKE# PM_R# E_LOW_T# U_PWR_N_K E_PREENT E_PWRTN# R0.K_% R0.K_% V. V. R K_% R 0K_% R.K_% R.K_% R0 0K_% R 0K_% N URT LK URT T R 0_% N R 0_% N R.K_% N R.K_% N URT_ URT_ V. iscrete PU: Not nstall UM: nstall UTM_LKP UTM_LKN UTM_TXP UTM_TXN UTM_TXP UTM_TXN UTM_TX0P UTM_TX0N 0 UTM_LKP_ [] UTM_LKN_ [] UTM_TXP_ [] UTM_TXN_ [] UTM_TXP_ [] UTM_TXN_ [] UTM_TX0P_ [] UTM_TX0N_ [] RMRT# R 0K_% R 0_% N URT_R Hon Hai Precision ndustry o. Ltd. Foxconn em nc. HN R& phone: --- Place resistor close to PH PH (M,F,PO) ize ocument Number Rev ustom TR (Federer) :0:0 (UT/MT) Page Modified: heet of Tuesday, ecember,

17 UE V. V. [,,0] [,0] [0,0] [] [] UF_PLT_RT# PLT_RT# LK_P_J LK_P_K LK_P_F P_NT# R K_% N P_NT# R.K_% N V. [0,,,,,,,0,,,,] V. [0,,,,,,0,,,,,0,,,,,,,,0,] [0,,,,,,,0] U R 00K_% V. P_NT#0 PLT_RT# R 00K_% N [] R K_% N [] [] [] PU_ELET# PU_PWM_ELET# P_RT# P_ERR# PLT_RT# LVW TP_P0 TP TP_P0 TP R _% R _% TP_P0 TP0 R _% NT_PRQ# NT_PRQ# NT_PRQ# NT_PRQ# P_REQ#0 P_REQ# PU_ELET# P_REQ# P_NT#0 P_NT# PU_PWM_ELET# P_NT# NT_PRQE# NT_PRQF# NT_PRQ# NT_PRQH# P_RT# P_ERR# P_PERR# P_RY# P_PR P_EVEL# P_FRME# P_LOK# P_TOP# P_TRY# P_PME# LK_P_J_R LK_P_K_R LK_P_F_R H0 N J 0 E H E0 0 M M F M0 M J K F0 K M J K L F J0 F M H J0 H H F M F K F H K K E E0 H F M N P P P P /E0# /E# /E# /E# PRQ# PRQ# PRQ# PRQ# REQ0# REQ# / PO0 REQ# / PO REQ# / PO NT0# NT# / PO NT# / PO NT# / PO PRQE# / PO PRQF# / PO PRQ# / PO PRQH# / PO PRT# ERR# PERR# RY# PR EVEL# FRME# PLOK# TOP# TRY# PME# PLTRT# LKOUT_P0 LKOUT_P LKOUT_P LKOUT_P LKOUT_P bexpeak-m P NVRM U NV_E#0 NV_E# NV_E# NV_E# NV_Q0 NV_Q NV_Q0 / NV_O0 NV_Q / NV_O NV_Q / NV_O NV_Q / NV_O NV_Q / NV_O NV_Q / NV_O NV_Q / NV_O NV_Q / NV_O NV_Q / NV_O NV_Q / NV_O NV_Q0 / NV_O0 NV_Q / NV_O NV_Q / NV_O NV_Q / NV_O NV_Q / NV_O NV_Q / NV_O NV_LE NV_LE NV_ROMP NV_R# NV_WR#0_RE# NV_WR#_RE# NV_WE#_K0 NV_WE#_K UP0N UP0P UPN UPP UPN UPP UPN UPP UPN UPP UPN UPP UPN UPP UPN UPP UPN UPP UPN UPP UP0N UP0P UPN UPP UPN UPP UPN UPP UR# UR O0# / PO O# / PO0 O# / PO O# / PO O# / PO O# / PO O# / PO0 O# / PO Y P V P P T T V E J J Y U V Y Y V F H J N0 P0 J0 L0 F M N H J E F H L M N J F L E F T U_PN0 U_PP0 U_PN U_PP U_PN U_PP U_PN U_PP U_PN0 U_PP0 U_PN U_PP U_PN U_PP UR M Termination Voltage et to Vss when LOW NV_LEet to Vcc when HH anbury Technology isabled when Low Enabled when High U_O#0 U_O# U_O# U_O# U_O# U_O# U_O# U_PN0 [0] U_PP0 [0] U_PN [0] U_PP [0] U_PN [0] U_PP [0] U_PN [0] U_PP [0] U_PN0 [] U_PP0 [] U_PN [0] U_PP [0] U_PN [] U_PP [] R._% U_O#0 [0] U_O# [0] E_WKEUP0# [] V. [0,] PH_PROHOT# [] PU_HP_NTR# [] RUN_# [] E_M# [] M_FLH0_EN [0] PU_HOL_RT# [,] PU_PWROK [,] PU_PWR_EN# [] _LP_P# [] PH_TEMP_LERT# [0] PH_R_RT# UF PH_PROHOT# Y MUY# / PO0 LKOUT_PEN PO LKOUT_PEP TH / PO PU_HP_NTR# TH / PO LKOUT_PEN J TH / PO LKOUT_PEP F0 PO PO K LN_PHY_PWR_TRL / PO 0TE T PO PU_HOL_RT# TP / PO LKOUT_LK0_N / LKOUT_PEN PU_PWROK F TH0 / PO LKOUT_LK0_P / LKOUT_PEP PO Y LOK / PO PE PO H0 MEM_LE / PO RN# PO PO PROPWR PO V PO THRMTRP# TP_P# M TP_P# / PO PO V TLKREQ# / PO PU_PWR_EN# TP / PO TP PO TP / PO TP _LP_P# V LO / PO TP PO P TOUT0 / PO TP PELKRQ# H PELKRQ# / PO TP PELKRQ# F PELKRQ# / PO TP PO TOUT / PO TP PH_TEMP_LERT# TP / PO TP PH_R_RT# F PO TP TP0 V_NTF_ TP V_NTF_ V_NTF_ TP 0 V_NTF_ V_NTF_ TP V_NTF_ V_NTF_ TP V_NTF_ V_NTF_ TP V_NTF_0 E V_NTF_ TP E V_NTF_ F V_NTF_ TP F V_NTF_ H V_NTF_ TP H V_NTF_ H V_NTF_ TP H V_NTF_ J V_NTF_ N_ J V_NTF_0 J V_NTF_ N_ J V_NTF_ J V_NTF_ N_ J0 V_NTF_ J V_NTF_ N_ J V_NTF_ V_NTF_ N_ V_NTF_ V_NTF_ E V_NTF_0 NT_V# E V_NTF_ TP bexpeak-m PO NTF RV M PU H H F R F _% U 0TE [] M LK_PH_PU_LK# [0] M LK_PH_PU_LK [0] 0 H_PE [0] T KRT# [] E0 H_PUPWR [0] 0 N0 R _% PM_THRMTRP# [0,] thermal/ procesor hot W Y Y V V F M N J K K M N M0 N0 H T P 0 V. V. V. V. R0.K_% R.K_% R.K_% R0.K_% R.K_% R.K_% R.K_% R.K_% R.K_% R00.K_% R.K_% R.K_% R0.K_% R0.K_% R0.K_% R0.K_% R0.K_% PU_PWM_ELET# P_TOP# P_RY# PU_ELET# NT_PRQ# P_REQ# NT_PRQF# NT_PRQ# P_REQ#0 P_ERR# P_LOK# P_EVEL# P_PERR# NT_PRQH# P_REQ# P_FRME# P_TRY# U PORT PORT-0 PORT- PORT- PORT- PORT- PORT- PORT- PORT- PORT- Function Ext. U 0 Ext. U Ext. U luetooth O pin U_O#0 U_O# U_O# U_O# U_O# U_O# U_O# E_WKEUP0# 0K_% 0K_% 0K_% 0K_% 0K_% 0K_% 0K_% 0K_% R R R R0 R R0 R0 R V. R 0K_% R 0K_% R 0K_% R 0K_% _LP_P# PO PO PH_TEMP_LERT# V. VT sk E if we need to change PO pin. R0 0K_% N R0 0K_% R0 0K_% R0 0K_% R0 0K_% R 0K_% R 0K_% R 0K_% R 0K_% R0 K_% N R0 00K_% PO can't be low. PH_PROHOT# PO PU_HP_NTR# TP_P# PO PO PU_HOL_RT# PU_PWR_EN# PO PO PU_PWROK V. R0.K_% R0.K_% R0.K_% R0.K_% NT_PRQ# NT_PRQ# NT_PRQ# NT_PRQE# PORT- PORT-0 PORT- PORT- PORT- amera WLN/WiMX ard reader V. R K_% N R00 0K_% R0 0K_% R0 0K_% R 0K_% R 0K_% R 0K_% R 0K_% M_FLH0_EN E_M# PO PO PELKRQ# PELKRQ# PH_R_RT# PO 0K --> 00K Hon Hai Precision ndustry o. Ltd. Foxconn em nc. HN R& phone: --- PH (P,U,NVRM,PO) ize ocument Number Rev ustom Page Modified: heet of Tuesday, ecember, 00 :0: (UT/MT) TR (Federer) 0.

18 V.0 L 0uH_00m N V.0 V.0 pf_npo_0v 0uF_YV_0V N N.(mil) VVRM VPLL VPLL uf_yv_.v N TP_PH_VW 0 uf_xr_.v uf_yv_.v RT VLK m(mil)_/.0(mil)_/ P P F F Y0 F F F V V V Y Y Y V U H J H F H F V UJ VLK[] VLK[] VLN[] VLN[] PUYP VME[] VME[] VME[] VME[] VME[] VME[] VME[] VME[] VME[] VME[0] VME[] VME[] PRT VVRM[] VPLL[] VPLL[] VPLL[] VPLL[] VO[] VO[] VO[] VO[] VO[] VO[] PT PU VU_[] POWER lock and Miscellaneous VVRM VTPLL 0uF_YV_0V N U V. VU_[0] m(mil)_/ VO[0] H U0 VU_[] VO[] 0 U uf_yv_.v VU_[] VO[] F V. m(mil)_/ VO[] V VO[] F0 V_[] VO[] F V VO[] H0 V_[] Y V_[] VO[] VO[] 0 VO[] V.0 V. m(mil) VO[0] T V_PU_O[] VME[] pf_npo_0v.uf_xr_.v VME[] Y 00 U V_PU_O[] VME[] Y R0 VME[] 0_% 00 V_RT m(mil) m(mil) VRT VUH L0 uf_yv_.v pf_npo_0v 0 bexpeak-m uf_yv_.v RT PU P/PO/LP V. V. V.0 m(mil) V.0 V..0(mil)_/.0(mil)_/ m(mil)_/ m(mil) V. m(mil)_/ m(mil)_/ V.0 V. V.0 VVRM pf_npo_0v Power-UP Requirement: VREF_U must be powered up before VU_ or after VU_ within 0. V. Power-own Requirement: VREF_U must be powered down T_00mafter VU_ or before OT- VU_ within 0. V. R T_00m OT- R R 0_% 00 N R 0_% 00 V V uf_yv_.v 00_% Power-UP Requirement: VREF must be powered up before V_ or after V. V_ within 0. V. Power-own Requirement: VREF must be powered down after V_ or before pf_npo_0vv_ within 0. V. L 0 0uH_00m uf_yv_.v N N V.0 VPLL VPLL V.0 V._VQ V. V.0 V.0 V.0 V.0 VVRM.(mil) VPLLEXP.0(mil)_/ R 0_% N uf_yv_.v uf_yv_.v VFPLL V.0 0uF_YV_0V N V.0 V. m(mil)_/ iscrete PU: Not nstall UM: nstall m(mil) VME_ VLV VVRM m(mil)_/ VPNN m(mil) VM V. V V. V. V. V. V. iscrete PU: Not nstall UM: nstall L 0nH_. V. m(mil) VTX_LV iscrete PU: nstall UM: Not nstall m(mil)_/ m(mil) m(mil) m(mil) R 0_% iscrete PU: nstall UM: Not nstall 00 N R 0_% 00 K0 K K K K K K K K K K L L M M0 M M M M M0 M M M M M M M U0 M V M M 0 0 N N0 N P P P P P P R R T H T T T T T V V V0 V V0 V V V V V V V W W W F W W W0 W Y Y Y UH bexpeak-m 0 M U E E F Y H U F P N F F F F F H H H H H V H H H J J J0 J J J J J J T J K M N K K K K V[] V[] V[] V[] V[] V[] V[] V[] V[] V[0] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[0] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[0] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[0] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[0] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[0] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[0] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[0] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[0] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[00] V[0] V[0] V[0] V[0] V[0] V[0] V[0] V[0] V[0] V[0] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[0] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[0] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[0] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[0] V[] V[] V[] V[] V[] V[] V[] V[] R 0_% N pf_npo_0v V[0] T P/PO/LP U H VO[] VO[] VO[] VO[] VU_[] VU_[] VU_[] VU_[] VU_[] VU_[] VU_[] VU_[] VU_[] VU_[0] VU_[] VU_[] VU_[] VU_[] VU_[] VU_[] VU_[] VU_[] VU_[] VU_[0] VU_[] VU_[] VU_[] VU_[] VU_[] VU_[] VU_[] VU_[] VO[] VREF_U VREF V_[] V_[] V_[0] V_[] V_[] V_[] V_[] VTPLL[] VTPLL[] VO[] VVRM[] V V Y Y V U U U P P N N M M L L J J H H F F E E U V F K J L M N P U K K H T0 uf_yv_.v pf_npo_0v N R 0_% 00 N L 0_ 00 V.0 pf_npo_0v R 0_% 00 N N V. H H J K K K K L L L L L L L0 L M M M0 N M M M M M M M N P P P0 P P P P P R R T T T T T T U0 U U U P V P V V0 V V0 V V V V V V V V V V V V V W W Y Y Y Y Y Y Y0 Y Y Y Y Y P Y Y Y P T T Y T M T M K K V uf_xr_.v uf_yv_.v uf_yv_.v uf_yv_.v uf_yv_.v uf_yv_.v Y P 0 uf_yv_.v pf_npo_0v 00_% R 0_% 00 N L 0_% R 0_% 00 N L 0_% R 0_% 00 N 0 0uF_T_.V N 0uF_T_.V N uf_yv_.v uf_yv_.v 0uF_YV_0V L uh_0m N R0 0_% N L uh_0m N uf_yv_.v 0uF_YV_0V 0uF_YV_0V N 0 uf_yv_.v uf_yv_.v F F F0 F H H H0 H J0 J K J N0 N N N N N J J T T U U V V W W E E H N0 N N T J M U VORE[] VORE[] VORE[] VORE[] VORE[] VORE[] VORE[] VORE[] VORE[] VORE[0] VORE[] VORE[] VORE[] VORE[] VORE[] VO[] VPLLEXP VO[] VO[] VO[] VO[] VO[] VO[0] VO[] VO[] VO[] VO[] VO[] VO[] VO[] VO[] VO[] VO[0] VO[] VO[] VO[] VO[] VO[] VO[] VO[] VO[] VO[] VO[0] VO[] VO[] VO[] VO[] VO[] V_[] VVRM[] VFPLL VO[] bexpeak-m POWER V ORE P E* F RT LV HVMO M NN / P V[] V[] V_[] V_[] VLV V_LV VTX_LV[] VTX_LV[] VTX_LV[] VTX_LV[] V_[] V_[] V_[] VVRM[] VM[] VM[] VPNN[] VPNN[] VPNN[] VPNN[] VPNN[] VPNN[] VPNN[] VPNN[] VPNN[] VME_[] VME_[] VME_[] VME_[] E0 E F F H H P P T T T T U M K K0 K K K M M M M M P P 0nF_XR_0V R 0_% N uf_yv_.v 0 0nF_XR_0V R 0_% 00 uf_xr_.v 0nF_XR_0V R0 0_% 00 R 0_% 00 N R 0_% 00 uf_xr_.v V[] V[0] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[0] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[0] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[0] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[00] V[0] V[0] V[0] V[0] V[0] V[0] V[0] V[0] V[0] V[0] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[0] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[0] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[0] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[0] V[] V[] V[] V[] V[] V[] V[] U bexpeak-m Y V[] V[0] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[0] V[] V[] 0 V[] V[] 0 V[] V[] V[] V[] V[] V[0] 0 V[] V[] V[] V[] V[] V[] V[] 0 V[] V[] V[0] H V[] V[] V[] V[] E V[] E V[] E0 V[] E V[] E0 V[] E V[00] E V[0] E V[0] E V[0] E V[0] E0 V[0] E V[0] E V[0] F V[0] F V[0] F V[0] V[] V[] V[] 0 V[] H V[] H V[] H V[] H V[] H V[] H V[0] H V[] H V[] H V[] H V[] V[] 0 V[] V[] E V[] E V[] E0 V[0] E V[] E0 V[] E V[] E V[] E V[] E V[] E V[] E V[] E V[] F V[0] F V[] 0 V[] V[] V[] V[] V[] V[] V[] 0 V[] V[0] V[] F V[] H V[] H0 V[] H0 V[] H V[] H V[] H V[] V V V. V. V. VVRM V_RT V.0 V [0,,,,,,,0,] V [,,,,,,,,] V. [0,,,,,,,0,,,,] V. [0,,,,,,0,,,,,0,,,,,,,,0,] V. [,,] VVRM V_RT [,] [0,,,,,,,0] V.0 [,,,,] Hon Hai Precision ndustry o. Ltd. Foxconn em nc. HN R& phone: --- PH (POWER) ize ocument Number Rev ustom Page Modified: heet of Tuesday, ecember, 00 :0: (UT/MT) TR (Federer) 0.

19 _M0 0_M0 R M R M R M R M0 R M R M R M R M R Q R Q R Q0 R Q R Q R Q R Q R Q R R R R R 0 R R R R R R R 0 R R R R R Q# R Q# R Q#0 R Q# R Q# R Q# R Q# R Q# R Q R Q R Q R Q R Q R Q R Q0 R Q R Q R Q R Q0 R Q R Q R Q R Q R Q0 R Q0 R Q R Q R Q R Q R Q R Q R Q R Q R Q R Q R Q R Q R Q R Q R Q R Q R Q R Q R Q R Q R Q R Q R Q0 R Q R Q R Q R Q R Q R Q R Q R Q R Q R Q R Q R Q R Q R Q R Q R Q R Q R Q R Q R Q0 R Q R Q R Q0 R Q R R R R R 0 R R R R R R R 0 R R R R M 0_M R Q R Q R Q0 R Q R Q0 R Q R Q R Q R Q R Q R Q R Q R Q0 R Q R Q R Q R Q R Q R Q R Q R Q R Q R Q R Q R Q R Q0 R Q R Q R Q R Q R Q R Q R Q R Q0 R Q R Q R Q R Q R Q R Q R Q R Q R Q R Q R Q R Q0 R Q R Q R Q R Q R Q R Q R Q R Q R Q R Q R Q R Q0 R Q R Q R Q R Q R Q R Q R Q R Q R Q R Q0 R Q R Q R Q R Q R Q#0 R Q# R Q# R Q# R Q# R Q# R Q# R Q# R M R M R M R M R M0 R M R M R M R Q_VREF0 R Q_VREF R Q[0..] [] R [0..] [] R Q#[0..] [] R OT [] R OT0 [] R M[0..] [] R 0 [] R [] R [] R # [] R #0 [] R LK_R0 [] R LK_R#0 [] R LK_R [] R LK_R# [] R KE0 [] R KE [] R # [] R R# [] R WE# [] PH_M_LK_ [,,0] PH_M_T_ [,,0] PM_EXTT# [0] R_RMRT# [0] R Q[0..] [] R KE0 [] R KE [] R # [] R R# [] R 0 [] R [] R [] R # [] R WE# [] R #0 [] R LK_R0 [] R LK_R#0 [] R OT [] R OT0 [] R LK_R [] R LK_R# [] R [0..] [] PH_M_LK_ [,,0] PH_M_T_ [,,0] R Q[0..] [] R Q#[0..] [] R M[0..] [] R Q[0..] [] R_RMRT# [0] PM_EXTT# [0] V. [0,,] V. [0,,,,,,0,,,,,0,,,,,,,,0,] V0. [,] M_VREF [] V. V. V0. V0. M_VREF V. V. V. V. V. M_VREF V0. V. V0. V. V. V0. M_VREF V. ize ocument Number Rev Page Modified: heet of (UT/MT) Hon Hai Precision ndustry o. Ltd. TR (Federer) 0. R O-MM_0/O-MM_ Foxconn em nc. HN R& phone: --- ustom Tuesday, ecember, 00 :0: ize ocument Number Rev Page Modified: heet of (UT/MT) Hon Hai Precision ndustry o. Ltd. TR (Federer) 0. R O-MM_0/O-MM_ Foxconn em nc. HN R& phone: --- ustom Tuesday, ecember, 00 :0: ize ocument Number Rev Page Modified: heet of (UT/MT) Hon Hai Precision ndustry o. Ltd. TR (Federer) 0. R O-MM_0/O-MM_ Foxconn em nc. HN R& phone: --- ustom Tuesday, ecember, 00 :0: Mus ddress: 0H(W)/H(R) MM_0 Place between two O-MM Place these aps near o-mm MM_ ME change component M M M0 uf_yv_.v M0 uf_yv_.v M uf_yv_.v M uf_yv_.v M M M.uF_XR_0V 00 M.uF_XR_0V 00 RM 0_% RM 0_% RM 0K_% RM 0K_% M pf_npo_0v N M pf_npo_0v N M 0uF_YV_0V M 0uF_YV_0V M M LOT R_0P_u LOT R_0P_u 0 0 0/P 0 /# # # K0 0 K0# 0 K 0 K# 0 KE0 KE # R# 0 WE# 0 0 L 0 00 OT0 OT 0 M0 M M M M M M 0 M Q0 Q Q Q Q Q Q Q Q0 Q Q Q Q Q Q Q Q Q Q0 Q Q Q Q Q Q Q Q Q Q0 0 Q Q 0 Q Q Q Q Q Q Q Q0 Q 0 Q Q Q Q Q 0 Q Q 0 Q Q0 Q Q Q Q Q Q Q 0 Q Q Q0 Q Q Q Q Q Q Q Q Q Q0 0 Q Q Q Q#0 0 Q# Q# Q# Q# Q# Q# Q# M M M.uF_XR_0V 00 M.uF_XR_0V 00 RM 0K_% RM 0K_% RM 0K_% RM 0K_% M M M uf_yv_.v M uf_yv_.v M M M M M.uF_XR_0V 00 M.uF_XR_0V 00 M uf_xr_.v M uf_xr_.v M uf_xr_.v M uf_xr_.v M.uF_XR_0V 00 M.uF_XR_0V 00 RM 0K_% RM 0K_% M.uF_XR_0V 00 M.uF_XR_0V 00 M M M 0uF_YV_0V M 0uF_YV_0V M uf_xr_.v M uf_xr_.v M uf_xr_.v M uf_xr_.v M 0uF_T_.V.X. N M 0uF_T_.V.X. N M uf_yv_.v M uf_yv_.v M uf_xr_.v M uf_xr_.v M uf_yv_.v M uf_yv_.v M M RM 0_% RM 0_% M uf_xr_.v M uf_xr_.v M 0uF_T_.V.X. N M 0uF_T_.V.X. N M.uF_XR_0V 00 M.uF_XR_0V 00 M0 M0 LOT R_0P_u LOT R_0P_u V V V V V V V V V V0 00 V 0 V 0 V V V V V V VP N N NTET EVENT# REET# 0 VREF_Q VREF_ V V V V V V V V V V V V V0 V 0 V V V V V V V V V0 V V V V V 0 V V V V V0 V V V V V V V V V V V V V0 V V 0 V V0 0 V V VTT 0 VTT 0 NPTH 0 NPTH M uf_yv_.v M uf_yv_.v M M LOT R_0P_u LOT R_0P_u 0 0 0/P 0 /# # # K0 0 K0# 0 K 0 K# 0 KE0 KE # R# 0 WE# 0 0 L 0 00 OT0 OT 0 M0 M M M M M M 0 M Q0 Q Q Q Q Q Q Q Q0 Q Q Q Q Q Q Q Q Q Q0 Q Q Q Q Q Q Q Q Q Q0 0 Q Q 0 Q Q Q Q Q Q Q Q0 Q 0 Q Q Q Q Q 0 Q Q 0 Q Q0 Q Q Q Q Q Q Q 0 Q Q Q0 Q Q Q Q Q Q Q Q Q Q0 0 Q Q Q Q#0 0 Q# Q# Q# Q# Q# Q# Q# M uf_yv_.v M uf_yv_.v LOT R_0P_u LOT R_0P_u V V V V V V V V V V0 00 V 0 V 0 V V V V V V VP N N NTET EVENT# REET# 0 VREF_Q VREF_ V V V V V V V V V V V V V0 V 0 V V V V V V V V V0 V V V V V 0 V V V V V0 V V V V V V V V V V V V V0 V V 0 V V0 0 V V VTT 0 VTT 0 NPTH 0 NPTH M pf_npo_0v N M pf_npo_0v N M0 pf_npo_0v N M0 pf_npo_0v N M pf_npo_0v N M pf_npo_0v N M M M M M0 uf_yv_.v M0 uf_yv_.v M M

20 U PE_RXN[..0] [] [] PE_TXP0_ [] PE_TXN0_ [] PE_TXP_ [] PE_TXN_ [] PE_TXP_ [] PE_TXN_ [] PE_TXP_ [] PE_TXN_ [] PE_TXP_ [] PE_TXN_ [] PE_TXP_ [] PE_TXN_ [] PE_TXP_ [] PE_TXN_ [] PE_TXP_ [] PE_TXN_ [] PE_TXP_ [] PE_TXN_ [] PE_TXP_ [] PE_TXN_ [] PE_TXP0_ [] PE_TXN0_ [] PE_TXP_ [] PE_TXN_ [] PE_TXP_ [] PE_TXN_ [] PE_TXP_ [] PE_TXN_ [] PE_TXP_ [] PE_TXN_ [] PE_TXP_ [] PE_TXN_ [] LK_PH_PE_R [] LK_PH_PE#_R M- Not nstall PRK- nstall 0K ohm [0,] PLT_RT# [] PU_HOL_RT# [] T_PO [] T_PO R 0_% R 00K_% R 0K_% V. R 0K_% N R 0K_% U NZ0M F0 PE_RX0P E PE_RX0N E PE_RXP PE_RXN 0 PE_RXP PE_RXN PE_RXP PE_RXN 0 PE_RXP PE_RXN PE_RXP Y PE_RXN Y0 PE_RXP W PE_RXN W PE_RXP V PE_RXN V0 PE_RXP U PE_RXN U PE_RXP T PE_RXN T0 PE_RX0P R PE_RX0N R PE_RXP P PE_RXN P0 PE_RXP N PE_RXN N PE_RXP M PE_RXN M0 PE_RXP L PE_RXN L PE_RXP K0 PE_RXN LOK K0 PE_REFLKP K PE_REFLKN N0 L PWROO PERT Park_XT_ f no ROM attached, PO[::] ; ONF{:0} controls the memory aperture size. Reserved 0 M 00 P EXPRE NTERFE PE_TX0P H0 PE_TX0N PE_TXP PE_TXN F PE_TXP F PE_TXN F PE_TXP PE_TXN PE_TXP PE_TXN PE_TXP Y PE_TXN Y PE_TXP PE_TXN PE_TXP Y PE_TXN Y PE_TXP W PE_TXN W PE_TXP V PE_TXN U PE_TX0P U PE_TX0N U PE_TXP T PE_TXN T PE_TXP T PE_TXN T PE_TXP P PE_TXN P PE_TXP P PE_TXN P PE_TXP M PE_TXN N LRTON PE_LRP PE_LRN Y PE_RXP0_ PE_RXN0_ PE_RXP_ PE_RXN_ PE_RXP_ PE_RXN_ PE_RXP_ PE_RXN_ PE_RXP_ PE_RXN_ PE_RXP_ PE_RXN_ PE_RXP_ PE_RXN_ PE_RXP_ PE_RXN_ PE_RXP_ PE_RXN_ PE_RXP_ PE_RXN_ PE_RXP0_ PE_RXN0_ PE_RXP_ PE_RXN_ PE_RXP_ PE_RXN_ PE_RXP_ PE_RXN_ PE_RXP_ PE_RXN_ PE_RXP_ PE_RXN_ HYN, VYN U[], U[0] 0,0 No audio function 0, udio for isplayport and HM if dongle is detected,0 udio for isplayport only, udio for both isplayport and HM PO 0 : PE FULL TX OUTPUT WN PO : PE TRNMTTER E-EMPH ENLE PO : PE EN ENLE R0.K_% R0 K_% VPE [] T_PO [] T_PO [] T_PO [,] RT_HYN [,] RT_VYN [] T_PO [] T_PO [] T_PO0 PE_RXN0_ PE_RXN_ PE_RXN_ PE_RXN_ PE_RXN_ PE_RXN_ PE_RXN_ PE_RXN_ PE_RXN_ PE_RXN_ PE_RXN0_ PE_RXN_ PE_RXN_ PE_RXN_ PE_RXN_ PE_RXN_ PE_RXP0_ PE_RXP_ PE_RXP_ PE_RXP_ PE_RXP_ PE_RXP_ PE_RXP_ PE_RXP_ PE_RXP_ PE_RXP_ PE_RXP0_ PE_RXP_ PE_RXP_ PE_RXP_ PE_RXP_ PE_RXP_ T_PO T_PO T_PO R 0K_% R 0K_% N R 0K_% N R 0K_% R 0K_% R 0K_% R 0K_% R 0K_% PE_RXN0 PE_RXN PE_RXN PE_RXN PE_RXN PE_RXN PE_RXN PE_RXN PE_RXN PE_RXN PE_RXN0 PE_RXN PE_RXN PE_RXN PE_RXN PE_RXN PE_RXP0 PE_RXP PE_RXP PE_RXP PE_RXP PE_RXP PE_RXP PE_RXP PE_RXP PE_RXP PE_RXP0 PE_RXP PE_RXP PE_RXP PE_RXP PE_RXP V._ELY [] T_MEM_0 [] T_MEM_ [] T_MEM_ [] T_MEM_ VPE V._PU V._ELY PE_RXP[..0] [] VPE [,,,] V._PU [,,,] V._ELY [,,,] Modify setting by different VRM verdor trap for R T_MEM_ ( :::0 ) 0000 Mx amsung (KWE-H) M 000 Mx Hynix (HTQFR-) M 000 Mx amsung (KW-H) 000 Mx amsung (KW-Hxx) 000 Mx Hynix (HTQFR-) 00 Mx Micron (MTJMH-) R 0K_% T_MEM_0 R 0K_% N T_MEM_ R0 0K_% N T_MEM_ R0 0K_% N T_MEM_ V (P-E/TRP) / V._PU Hon Hai Precision ndustry o. Ltd. Foxconn em nc. HN R& phone: --- ize ocument Number Rev ustom TR (Federer) :0:0 (UT/MT) Page Modified: heet 0 of Tuesday, ecember,

21 U VPE V._ELY [] LV LK [] LV T [] LK_M R [] OVT_FX# [] VPE V._PU M-:Not nstall PRK-:nstall L el NorFlash parts TETEN V._PU 0_0. L L 0_0. 0_0. 0 0uF_YV_0V V._ELY R V._ELY [0,,,] VPE [0,,,] V._PU [0,,,] 0K_% N R0 0 0uF_YV_0V 0 0uF_YV_0V uf_yv_.v V._ELY 0 uf_yv_.v uf_yv_.v V._ELY R0 0_% N R 0_% N [] [0] [0] [0] [0] [0] [0] [0] R.K_% [0] R0 [0] 0K_% [0] [] [0] [] [0] T_MEM_ T_MEM_ T_MEM_ T_MEM_0 T_PO0 T_PO T_PO LV_NV_EN V._ELY T_PO T_PO T_PO PWRNTL_0 T_PO PWRNTL_ T_PO R.K_% TP_P0TP TP TP_P0TP0 TP0 T_MEM_ T_MEM_ T_MEM_ T_MEM_0 T_PO0 T_PO T_PO T_PO T_PO T_PO T_PO PWRNTL_0 XTLN OVT_FX#_R T_PO T_PO T_PO R 0K_% JT_TRT 0K_% N R R 0K_% N R 0K_% N R 0K_% N E L N E 0 Y Y W V U W U Y R R U U0 T0 U U T T T P0 P P N N N Y N M R W0 M P P N N L L L L K F M-/M- VNTL_0/ VPT_ VNTL_ / N VNTL_ / TETEN# VT_ / VPT_ VT_ / VPT_0 VT_0 / VPT_ VT_ / VPT_ VT_ / VPT_ VT_ / VPNTL_0 VT_ / VPT_ VT_ / VPT_ VT_ VPT_ VT_ / VPT_ VT_ / VPT_ VT_ / VPT_ VT_0 / VPT_0 VO M-/M- P_PV / VPT_ P_PV / N P_V#/VPT0 P_V#/VPT P_V0#/VPT P_V0#/VPT P_VR# / VPLK P_VR# / VPT P_VR# / N P_VR# / N P_VR#/ VPNTL_MV0 L ENERL PURPOE /O PO_0 PO_ PO_ PO MT PO MLK PO TT PO_ PO LON PO ROMO PO ROM PO_0_ROMK PO_ PO_ PO_ PO HP PO PWRNTL_0 PO N PO THERML_NT PO HP PO TF PO_0_PWRNTL_ PO EN PO ROM PO LKREQ JT_TRT JT_T JT_TK JT_TM JT_TO TETEN P P M-/M- VPT_/TXP_PP VPNTL_/TXM_PN VPT_ / TX0P_PP VPT_ / TX0M_PN VPNTL_MV / TXP_PP VPT_ / TXM_PN VPT_ / TXP_P0P VPNTL_ / TXM_P0N P M-/M- TXP_PP TXM_PN TX0P_PP TX0M_PN TXP_PP TXM_PN TXP_P0P TXM_P0N TXP_PP TXM_PN TXP_PP TXM_PN TXP_PP TXM_PN TXP_P0P TXM_P0N VR / P_LR R R HYN VYN RET V VQ V V R / N R / N / N / N / N / N / N Y / N OMP / N F F H H K K K M K M J H K L V U W V Y W Y M K L J H H J E E M K L J K0 L H M0 J R R T_V T_V _% R0 0_% R 0_% R 0_% 0_% N RT_R [] RT_ [] RT_ [] HM_LKP [] HM_LKN [] HM_TX0P [] HM_TX0N [] HM_TXP [] HM_TXN [] HM_TXP [] HM_TXN [] M- nstall PRK- Not nstall way from noisy ground. RT_HYN [0,] RT_VYN [0,] M-:Not nstall PRK-:nstall T_PLL_PV T_PLL_V: M.V@0m Park.0V@m T_PLL_V T_V RT_R RT_ RT_ 0uF_YV_0V 0uF_YV_0V R R R 0uF_YV_0V 0_% 0_% 0_% m 00 uf_yv_.v 0m 0 uf_yv_.v 0m L0 L L 0_0. 0_0. 0_0. uf_yv_.v V._PU VPE V._PU V._ELY [] T_PO LK_M_N_R clock source change to clock gen. R 0K_% N pf_npo_0v N T_XTLN R 0_% N 0K_% R 0_% N R/R R.K_% T_XTLOUT V._PU LK_M_N_R R M_% V._PU MX MX N L 0_0. Y MHZ_0P_PPM OPTONL XTL R.K_% R 0_% N pf_npo_0v N R _% R 0_% [] [] [] HM_ET 0 R T_THERMP T_THERMN 0m 00 uf_yv_.v T_VREF R0 0_% N T_PLL_PV T_PLL_V T_XTLN T_XTLOUT T_XON 00pF_NPO_0V N W W W 0 F E M K T T R ENER ENER ENER ENER ENERE_HP HP VREF M-/M- PLL_PV PLL_PV PLL_V XTLN XTLOUT N#/XO_N N#/XO_N PLU MNU T_FO TV TV Park_XT_ PLL/LOK THERML /UX M-/M- HYN VYN V / N V / N V / N VQ / N VQ RET / N LK T UXP UXN LK T UXP UXN LK_UXP T_UXN LK T N/LK_UXP N/T_UXN L J E0 E E E E E 0 0 T_V _RET 0m m m T_V T_V_VQ way from noisy ground. R _% R.K_% V._ELY R.K_% RT LK [] RT T [] HM LK [] HM T [] R 0_% T_V_VQ T_V T_V 0uF_YV_0V m m M- Not nstall PRK- nstall L V (O) / m L 0_0. uf_yv_.v 0_0. R 0_% V._ELY V._PU Hon Hai Precision ndustry o. Ltd. Foxconn em nc. HN R& phone: --- ize ocument Number Rev ustom Page Modified: heet of Tuesday, ecember, 00 :0: (UT/MT) TR (Federer) 0.

22 V. V. [,,,] UF U [] MEM_RT LV ONTROL VRY_L ON TXLK_UP_PFP H0 TXLK_UN_PFN J TXOUT_U0P_PFP L TXOUT_U0N_PFN K0 TXOUT_UP_PFP H TXOUT_UN_PFN J TXOUT_UP_PF0P L TXOUT_UN_PF0N K TXOUT_UP K TXOUT_UN J LVTMP TXLK_LP_PEP L TXLK_LN_PEN K TXOUT_L0P_PEP H TXOUT_L0N_PEN J TXOUT_LP_PEP L TXOUT_LN_PEN K TXOUT_LP_PE0P H TXOUT_LN_PE0N J TXOUT_LP L TXOUT_LN K Park_XT_ V. R.K_% N LKTET LKTET N R 0_% pf_npo_0v LV_PWM [] LV_V_EN [] LV_U_LKP [] LV_U_LKN [] LV_U_P0 [] LV_U_N0 [] LV_U_P [] LV_U_N [] LV_U_P [] LV_U_N [] LV_L_LKP [] LV_L_LKN [] LV_L_P0 [] LV_L_N0 [] LV_L_P [] LV_L_N [] LV_L_P [] LV_L_N [] R _% N R 0K_% 0 N R _% N PLE MVREF VER N P LOE TO V. V. R 0._% R 0._% M- No nstall PRK- nstall [] TETEN R.K_% N R 00_% R 00_% LKTET LKTET R.K_% N [] R Q[:0] MVREF MVREF 0 V. R 0_% R 0_% R 0_% R Q0 R Q R Q R Q R Q R Q R Q R Q R Q R Q R Q0 R Q R Q R Q R Q R Q R Q R Q R Q R Q R Q0 R Q R Q R Q R Q R Q R Q R Q R Q R Q R Q0 R Q R Q R Q R Q R Q R Q R Q R Q R Q R Q0 R Q R Q R Q R Q R Q R Q R Q R Q R Q R Q0 R Q R Q R Q R Q R Q R Q R Q R Q R Q R Q0 R Q R Q R Q MVREF MVREF R 0_% K Q_0 J Q_ H0 Q_ H Q_ Q_ F Q_ F Q_ F0 Q_ 0 Q_ F Q_ Q_0 Q_ E Q_ Q_ Q_ F Q_ Q_ Q_ E Q_ Q_ E Q_0 F Q_ Q_ F Q_ E Q_ 0 Q_ F Q_ Q_ Q_ F Q_ Q_0 Q_ E Q_ Q_ F Q_ Q_ Q_ F Q_ Q_ Q_ E Q_0 Q_ Q_ F Q_ Q_ Q_ F Q_ Q_ E Q_ Q_ Q_0 F Q_ Q_ E Q_ Q_ E Q_ Q_ Q_ Q_ Q_ J Q_0 J Q_ J Q_ J Q_ K MVREF J MVREF J MEM_LRN0 K N/TETEN# MEMORY NTERFE J MEM_LRP/P_LR K MEM_LRP0 L0 RM_RT K LKTET L LKTET Park_XT_ M_0 M_ M_ M_ M_ M_ M_ M_ M_ M_ M_0 M_ M_ M_/ M_/0 M_/ QM_0 QM_ QM_ QM_ QM_ QM_ QM_ QM_ RQ_0 RQ_ RQ_ RQ_ RQ_ RQ_ RQ_ RQ_ WQ_0 WQ_ WQ_ WQ_ WQ_ WQ_ WQ_ WQ_ OT0 OT LK0 LK0 LK LK R0 R 0 0_0 0 0 _ KE0 KE WE0 WE PX_EN RV# RV# K J0 H H J K J K J J H J L E E0 E E F H E E 0 H E H L K H H H H J K K0 J H0 0 R 0 R R R R R R R R R R 0 R R R M0 R M R M R M R M R M R M R M R Q0 R Q R Q R Q R Q R Q R Q R Q R Q#0 R Q# R Q# R Q# R Q# R Q# R Q# R Q# R OT0 R OT R LK0 R LK#0 R LK R LK# R R#0 R R# R #0 R # R 0_0# R 0# R KE0 R KE R WE#0 R WE# R R R 0_% R [:0] [] R [] R 0 [] R [] R M[:0] [] R Q0 [] R Q [] R Q [] R Q [] R Q [] R Q [] R Q [] R Q [] R Q#0 [] R Q# [] R Q# [] R Q# [] R Q# [] R Q# [] R Q# [] R Q# [] R OT0 [] R OT [] R LK0 [] R LK#0 [] R LK [] R LK# [] R R#0 [] R R# [] R #0 [] R # [] R 0_0# [] R 0# [] R KE0 [] R KE [] R WE#0 [] R WE# [] M- No nstall PRK- nstall R [] M- PRK- R R R N 0K 0R 0R.K N M- nstall PRK- Not nstall M- Not nstall PRK- nstall M- nstall 0 ohm PRK- nstall 0 ohm Hon Hai Precision ndustry o. Ltd. Foxconn em nc. HN R& phone: ---.nf pf V (R) / ize ocument Number Rev ustom TR (Federer) :0: (UT/MT) Page Modified: heet of Tuesday, ecember,

23 VPE V._PU VPE [0,,,] V._PU [0,,,] UE V._PU L 0_0. VPE L 0_0. V._PU L 0_0. 0uF_YV_0V 0m 0m 0m 0m M- Not nstall PRK- nstall 0 m 0 m 0m 0m P_PV P_PV 0 m 0 m M-:Not nstall PRK-:nstall 0uF_YV_0V uf_yv_.v 0 L 0_0. 0uF_YV_0V U uf_yv_.v P E/F POWER P / POWER uf_yv_.v uf_yv_.v 0uF_YV_0V R 0_% R 0_% PE_V# PE_V# 0 PE_V0# PE_V0# PE_VR# H PE_VR# M PE_VR# M PE_VR# M PE_VR# F PF_V# PF_V# F PF_V0# PF_V0# F PF_VR# PF_VR# M0 PF_VR# M PF_VR# M PF_VR# F PEF_LR PE_PV F PE_PV PF_PV F0 PF_PV Park_XT_ P PLL POWER P_V# E P_V# F P_V0# F P_V0# F P_VR# E P_VR# E P_VR# P_VR# P_VR# H P_V# E P_V# F P_V0# F P_V0# F P_VR# F0 P_VR# P_VR# H P_VR# M P_VR# M P_LR E0 P_PV P_PV P_PV 0 P_PV 0_% R0 0uF_YV_0V R 0_% 00 0 uf_yv_.v uf_yv_.v V._PU L 0_0. V._PU VPE VPE: M-:.V@0m PRK-:.0V@00m PE_V# N# PE_V# N# PE_V# N# / EVQ# PE_V# N# PE_V# N# PE_V# N# / EVQ# PE_V# N# PE_V# N# E PE_V# N# F PE_V#0 N#0 PE_V# N# H PE_V# N# K PE_V# N# K PE_V# N# L PE_V# N# M PE_V# N# N PE_V# N# N PE_V# N# P PE_V# N# P PE_V#0 N#0 R PE_V# N# T PE_V# N# T PE_V# N# U PE_V# N# U PE_V# N# V PE_V# N# W PE_V# N# W PE_V# N# W PE_V# N# Y PE_V#0 N#0 Y PE_V# N# N# N# N# N# M N# N# N N# N# N N# N# N N# N# N N#0 N#0 N N# N N# N N# N# P N# N# P N# N# R N# N# R N# N# R N# N# R0 N# N# T N# N# T N#0 N#0 T N# N# T N# N# T N# N# U N# N# U N# N# U0 N# N# U N# N# V N# V N# V N#0 Y0 N# Y N# Y N# V_MEH# Y0 N# V_MEH# V_MEH# Park_XT_ 0 0 E H0 H 0 0 E F0 F F F F F F0 F F F F F 0 H H H H0 H J J K K K K T R M M V._PU P_PV 0uF_YV_0V uf_yv_.v L 0_0. Hon Hai Precision ndustry o. Ltd. Foxconn em nc. HN R& phone: --- V (POWER) / ize ocument Number Rev ustom TR (Federer) :0: (UT/MT) Page Modified: heet of Tuesday, ecember,

24 V._ELY V._ELY [0,,,] V._PU V._PU [0,,,] V_ORE V_ORE [] V. (0mil) V. VPE V. [,,,] VPE [0,,,] VPE V_ORE V._PU V._PU V._ELY M-:Not nstall PRK-:nstall L L uf_yv_.v L L 0_0. 0_0. 0_0. N 0uF_YV_0V uf_yv_.v 0_0. M-:nstall PRK-:Not nstall V. 0m(mil) 0m(mil) 0m(mil) 00 0uF_YV_0V uf_yv_.v uf_yv_.v 0uF_YV_0V 0m(mil) 00 0uF_YV_0V 0 0uF_YV_0V 0uF_YV_0V uf_yv_.v uf_yv_.v M-:nstall PRK-:Not nstall L N 0uF_YV_0V 0_0. T_PE_PV 0 0 uf_yv_.v 0 uf_yv_.v uf_yv_.v N 0uF_YV_0V uf_yv_.v 0 uf_yv_.v uf_yv_.v uf_yv_.v 0nF_XR_0V VR VR uf_yv_.v N MPV PV 0m(mil) U MEM /O H VR# H VR# H VR# J0 VR# J VR# J VR# J VR# K0 VR# K VR# K VR#0 K VR# L VR# L VR# L VR# L0 VR# L VR# L VR# LEVEL TRNLTON 0 V_T# V_T# 0 V_T# V_T# M-/M- VR# VR# /O VR# VR# V VR# / VR Y VR# U VR# / VR N# / VR Y VLK / VR V N# / VR U TETEN# / VR L L M0 L H H J MEM LK VRH VRH PLL PE_PV MPV PV PV0 PV V_ORE K M P# M P# Park_XT_ uf_yv_.v POWER PE PE_VR# PE_VR# PE_VR# PE_VR# PE_VR# PE_VR# PE_VR# PE_VR# PE_V# PE_V# PE_V# PE_V# PE_V# PE_V# PE_V# PE_V# PE_V# PE_V#0 PE_V# PE_V# ORE V# V# V# V# V# V# V# V# V# V#0 V# V# V# V# V# V# V# V# V#0 V# V# V# /F_V V#/F_V OLTE ORE /O V# V# V# V# V# V# V# V# E E E F L L L L M N N N R T U V N N R R R Y T T T T0 U U U V V V V0 Y Y Y R U M M M M M M0 M N0 0uF_YV_0V 0uF_YV_0V 0uF_XR_.V 00 0uF_XR_.V 00 0uF_XR_.V 00 0uF_YV_0V M- Not nstall PRK- nstall V._PU L 0_0. 00m(0mil) uf_yv_.v uf_yv_.v 0 uf_yv_.v uf_yv_.v 0uF_XR_.V 00 (0mil) 0m(mil) (0mil) uf_yv_.v VV=(0mil) uf_yv_.v uf_yv_.v uf_yv_.v uf_yv_.v PV uf_yv_.v uf_yv_.v uf_yv_.v uf_yv_.v uf_yv_.v uf_yv_.v V._PU L 0_ uf_yv_.v uf_yv_.v uf_yv_.v 0 uf_yv_.v L 0_ 00 VPE V_ORE 0 0 uf_yv_.v uf_yv_.v uf_yv_.v V_ORE uf_yv_.v 0 uf_yv_.v V._PU L 0_0. 0m(mil) VR uf_yv_.v V._PU L 0_0. 0m(mil) 0 0uF_YV_0V VR 0 uf_yv_.v V._PU L0 0_0. m(mil) MPV uf_yv_.v Hon Hai Precision ndustry o. Ltd. Foxconn em nc. HN R& phone: --- V (POWER) / ize ocument Number Rev ustom TR (Federer) :0: (UT/MT) Page Modified: heet of Tuesday, ecember,

25 R Q R Q R Q R Q R Q R Q R Q R Q0 R Q0 R Q R Q R Q R Q R Q R Q R Q R Q R Q R Q R Q R Q0 R Q0 VRM_VREF_ R Q R Q R Q R Q R Q R Q R Q R Q VRM_VREF_Q R Q R Q R R R R R R R 0 R 0 R R R R R MEM_RT R LK#0 R LK0 MEM_RT VRM_VREF_ VRM_VREF_Q R R R R R R R 0 R 0 R R R R R R OT0 N R R R R R R R 0 R 0 R R R R R R Q R Q R Q R Q R Q R Q R Q R Q VRM_VREF_ VRM_VREF_Q R Q R Q R Q R Q R Q R Q R Q R Q R Q0 R Q R Q R Q R Q R Q0 R Q R Q R Q R Q R Q R Q R Q R Q0 R Q R Q R R R R R R R 0 R 0 R R R R R R OT N00 MEM_RT MEM_RT N00 R LK R LK# VRM_VREF_ VRM_VREF_Q N0 R R#0 [] R LK#0 [] R WE#0 [] R 0_0# [] R KE0 [] R LK0 [] R #0 [] MEM_RT [] R OT0 [] R 0 [] R [] R [] R M [] R [] R Q [] R Q# [] R M [] R Q [] R Q# [] R Q[0:] [] R R#0 [] R WE#0 [] R 0_0# [] R #0 [] R [] R LK#0 [] R KE0 [] R LK0 [] R 0 [] R [] R [] R M0 [] R Q0 [] R Q#0 [] R M [] R Q [] R Q# [] V. [,,,] R [:0] [] R [:0] [] R [:0] [] R [:0] [] R Q[:] [] R R# [] R LK# [] R WE# [] R 0# [] R KE [] R LK [] R # [] R 0 [] R [] R [] R [] R R# [] R LK# [] R WE# [] R 0# [] R KE [] R LK [] R # [] R 0 [] R [] R [] R [] R OT [] R M [] R Q [] R Q# [] R M [] R Q [] R Q# [] R M [] R Q [] R Q# [] R M [] R Q [] R Q# [] V. V. V. V. V. V. V. V. V. V. V. V. V. V. V. V. V. V. V. V. V. ize ocument Number Rev Page Modified: heet of (UT/MT) Hon Hai Precision ndustry o. Ltd. TR (Federer) 0. VRM (R) Foxconn em nc. HN R& phone: --- ustom Tuesday, ecember, 00 :0: ize ocument Number Rev Page Modified: heet of (UT/MT) Hon Hai Precision ndustry o. Ltd. TR (Federer) 0. VRM (R) Foxconn em nc. HN R& phone: --- ustom Tuesday, ecember, 00 :0: ize ocument Number Rev Page Modified: heet of (UT/MT) Hon Hai Precision ndustry o. Ltd. TR (Federer) 0. VRM (R) Foxconn em nc. HN R& phone: --- ustom Tuesday, ecember, 00 :0: 0m Place around the VRM U 0. Place around the VRM U 0. Place around the VRM U0 Place around the VRM U R0 0_% R0 0_% R.K_% R.K_% R0 _% R0 _% R0 _% R0 _% R.K_% R.K_% uf_yv_.v uf_yv_.v R.K_% R.K_% R 0_% R 0_% 0uF_YV_0V 0uF_YV_0V U RM_F-P_b U RM_F-P_b 0 N P P N P P R R T R 0/P L R /# N T T M 0 M N M # L K J K# K KE K # K R# J WE# L OT K QL0 E QL F QL F QL F QL H QL H QL QL H QU0 QU QU QU QU QU QU QU QU QL F QU# QL# MU ML E V_ V_ V_ V_ K V_ N V_ N V_ R V_ R V_ K VQ_ VQ_ VQ_ VQ_ VQ_ VQ_ E VQ_ F VQ_ H VQ_ H VREFQ H VREF M N_ J N_ L N_ J N_ L V_ V_ V_ E V_ V_ J V_ J V_ M V_ M V_ P V_0 P V_ T V_ T VQ_ VQ_ VQ_ VQ_ VQ_ E VQ_ E VQ_ F VQ_ VQ_ REET# T ZQ L R.K_% R.K_% R.K_% R.K_% R0.K_% R0.K_% 0uF_YV_0V 0uF_YV_0V 0 0 R.K_% R.K_% U0 RM_F-P_b U0 RM_F-P_b 0 N P P N P P R R T R 0/P L R /# N T T M 0 M N M # L K J K# K KE K # K R# J WE# L OT K QL0 E QL F QL F QL F QL H QL H QL QL H QU0 QU QU QU QU QU QU QU QU QL F QU# QL# MU ML E V_ V_ V_ V_ K V_ N V_ N V_ R V_ R V_ K VQ_ VQ_ VQ_ VQ_ VQ_ VQ_ E VQ_ F VQ_ H VQ_ H VREFQ H VREF M N_ J N_ L N_ J N_ L V_ V_ V_ E V_ V_ J V_ J V_ M V_ M V_ P V_0 P V_ T V_ T VQ_ VQ_ VQ_ VQ_ VQ_ E VQ_ E VQ_ F VQ_ VQ_ REET# T ZQ L R0 0_% R0 0_% R.K_% R.K_% 0uF_YV_0V 0uF_YV_0V uf_yv_.v uf_yv_.v R.K_% R.K_% 0nF_XR_0V 0nF_XR_0V 0 0 R0.K_% R0.K_% R0 _% R0 _% uf_yv_.v uf_yv_.v R.K_% R.K_% U RM_F-P_b U RM_F-P_b 0 N P P N P P R R T R 0/P L R /# N T T M 0 M N M # L K J K# K KE K # K R# J WE# L OT K QL0 E QL F QL F QL F QL H QL H QL QL H QU0 QU QU QU QU QU QU QU QU QL F QU# QL# MU ML E V_ V_ V_ V_ K V_ N V_ N V_ R V_ R V_ K VQ_ VQ_ VQ_ VQ_ VQ_ VQ_ E VQ_ F VQ_ H VQ_ H VREFQ H VREF M N_ J N_ L N_ J N_ L V_ V_ V_ E V_ V_ J V_ J V_ M V_ M V_ P V_0 P V_ T V_ T VQ_ VQ_ VQ_ VQ_ VQ_ E VQ_ E VQ_ F VQ_ VQ_ REET# T ZQ L 0uF_YV_0V 0uF_YV_0V 0 0 0uF_YV_0V 0uF_YV_0V uf_yv_.v uf_yv_.v R0.K_% R0.K_% 0 0uF_YV_0V 0 0uF_YV_0V R0 _% R0 _% R0.K_% R0.K_% 0 0 0uF_YV_0V 0uF_YV_0V U RM_F-P_b U RM_F-P_b 0 N P P N P P R R T R 0/P L R /# N T T M 0 M N M # L K J K# K KE K # K R# J WE# L OT K QL0 E QL F QL F QL F QL H QL H QL QL H QU0 QU QU QU QU QU QU QU QU QL F QU# QL# MU ML E V_ V_ V_ V_ K V_ N V_ N V_ R V_ R V_ K VQ_ VQ_ VQ_ VQ_ VQ_ VQ_ E VQ_ F VQ_ H VQ_ H VREFQ H VREF M N_ J N_ L N_ J N_ L V_ V_ V_ E V_ V_ J V_ J V_ M V_ M V_ P V_0 P V_ T V_ T VQ_ VQ_ VQ_ VQ_ VQ_ E VQ_ E VQ_ F VQ_ VQ_ REET# T ZQ L R.K_% R.K_% R.K_% R.K_% 0uF_YV_0V 0uF_YV_0V R 0_% R 0_% R.K_% R.K_% 0nF_XR_0V 0nF_XR_0V

26 MFX MFX V. V.L [] KRT# [] 0TE [] RUN_# [0,] E_PWRTN# [] E_PREENT R 0K_% V. R 0K_% V. R 0K_% V.L R0 00K_% KRT#_ T_00m OT- 0TE_ T_00m OT- RUN_#_ T_00m OT- E_PWRTN#_ T_00m OT- T_00m OT- E_PREENT_ T_00m OT- F 0_% [,0] LP_0 [,0] LP_ [,0] LP_ [,0] LP_ [,,0] UF_PLT_RT# [] LK_P_K [,0] LP_FRME# [0] [] E_TOMO_ [] V.L NT_ERRQ E_HR_LE#_ E_V E_N F 0_% 0uF_YV_0V 0 V.L R 0_% V_RT 0TE_ E_M#_ RUN_#_ KRT#_ E_PREENT_ E_LOW_T#_ R 0_% N 0 F 0_0. V VTY VTY 0 VTY VTY VTY V. L0 L L L LPRT#/WU/P LPLK LFRME# LPP#/WU/PE 0/P ERRQ EM#/P E#/P WRT# KRT#/P PWUREQ#/P P0 P LP R VT V VTY VTY ELK/PE E#/PE E/PE 0 KO/P KO/P NT/P L0HLT/PE0 L0LLT/WU/PE PO T0 0 P/ PH/ PH/ PH/ WU/PH/ WU/PH/ WU/PH/ LKRUN#/WU/PH0/0 P/ M U PWM U MLK0/P MT0/P MLK/P MT/P MLK/WU/PF MT/WU/PF PLK0/PF0 PT0/PF PLK/PF PT/PF PLK/WU0/PF PT/WU/PF PWM0/P0 PWM/P PWM/P PWM/P PWM/P PWM/P PWM/P PWM/P TH0/P TH/P TMR0/WU/P TMR/WU/P E_LK_TP E_T_TP E_WKEUP0#_ KL_TT [] PH_TEMP_LERT# [] P_ERR# [] KO KO E_PWRTN#_ E_WLN_ON_LE# OP_O# [] E_FLH0_EN E LE#_W [] _ [] _OFF [] _# [] RMRT# [] E_WLN_OFF_LE# LP_#_R [] E_M0_LK_L [] E_M0_T_L [] E_M_LK_L [] E_M_T_L [] LL_Y_PWR [] E_U_PWR_EN [0] E_O_EN [] E_O_N#_R [] E_NV_PWM [] E_T_EN# [0] E_P_LE#_W E_PWR_LE#_W [] E_TP_EN# PH_PWROK [,] LP_#_R [0,,,,,,] E_FN_PWM [] E_FN_TH [] E_LW_EN [,] E_KLTEN [] R.K_% V. V.L V. VTY V_RT V.L modify VORE power sequence R.K_% E_M_LK_L [,] E_M_T_L [,] V. [0,,,,,,,0,,,,] V.L [,,,,,] V. [0,,,,,,,0,,,,0,,,,,,,,0,] VTY V_RT [,] V.L [] [,] E_TP_EN# PWR_WN# PH_PWROK ON V.L R 0K_% R 0K_% R 00K_% LP_0 LP_0 [,0] [,0] LP_ LP_ LP_ LP_ [,0] [,0] LP_ LP_ LP_FRME# LP_FRME# [,0] [] LP_RQ#0 LP_RQ#0 _LP_P# [] [] PM_U_TT# 0 [,,0] UF_PLT_RT# UF_PLT_RT# PM_LKRUN# PM_LKRUN# [] [] NT_ERRQ NT_ERRQ LK_P_J [,0] [] PWR_WN# V 0 V. V. P_RT# P_RT# [] ERX ERX ETX ETX [0,] _RT# 0 MFX MFX MFX MFX _to 0P_0u [] E_LOW_T# E_LOW_T#_ T_00m OT- PWRW/PE R#/WU0/P0 WKE UP R#/WU/P WU/PE RN#/PWRFL#/LPRT#/P U_PWR_N_K_ PWR_WN# [] LP_#_R [,] E_L_W# [] PRE [] [] [] [] E_M# E_WKEUP0# U_PWR_N_K MFX MFX ON FP_P_0u_Natural V. R 00_% 0 R 00_% R 00_% V. KO KO KO KO0 KO KO 0 KO KO KO KO KO KO KO KO K0 KO 0 KO K K KO0 K K KO K K K 0 E_M#_ T_00m OT- E_WKEUP0#_ T_00m OT- U_PWR_N_K_ T_00m OT- E_P_# E_P_MO E_WLN_OFF_LE# E_WLN_ON_LE# E_P_LE#_W R.K_% R 0_% N R 0_% E_P_LK E_P_MO E_P_MO_R E_P_# V.L R 0_% R 0_% KO0 KO KO KO KO KO KO KO KO KO KO0 KO KO KO KO KO K0 K K K K K K K R 0K_% E P ROM U E_P_0# E_P_MO_R # V E_P_WP# O HOL# WP# LK N O MXL00M- P_ROM_LK_R E_P_MO V.L R.K_% E_P_LK E_P_MO_R R_NERT E_P_# R 0K_% V.L EXTERNL P0 ROM NTERFE(FOR U) 0 U NMX (OR ate) P0 FK P FMO FMO FE# P KO0/P0 KO/P KO/P KO/P KO/P KO/P KO/P KO/P KO/K# KO/UY KO0/PE KO/ERR# KO/LT KO KO KO V N Y FLH E_P_0# KMX K0/T# K/F# K/NT# K/LN# K K K K 0 V.L V VORE V V V V V VORE_ V E_N E_FLH0_EN URT / / V.L LOK TX/P RX/P0 0/P0 /P /P /P /P /P /P /P 0/PJ0 /PJ /PJ /PJ /PJ /PJ KKE KK T0E/KX-L[VER.K] ON FP_P_00u_Natural R_NERT E_FLH0_EN E_P_# E_P_MO_R E_P_MO_R 0 E_P_LK KXLKO KXLK 0 0pF_NPO_0V.KHZ_.P_0PPM Y E_TP_EN# V. ETX ERX 0pF_NPO_0V VERON_0 VERON_ VERON_ KU_0 KU_ KU_ MRT_ [] PT_O_NP [] E_LN_EN# [] TT_THER_LERT# [] ME_Reflash [] E_WLN_ [0] E_WLN_OFF [0] R0 0K_% N PJ E_T_TP E_LK_TP Q PMVXP RX 0K_% R 0K_% pf_npo_v OPEN_JUMP_.uF_XR_0V 00 N V._TP MVP_VR_ON [,] R 0K_% pf_npo_v V._TP 00nF_YV_0V N V.L V._TP R 0_% 00 R 0K_% R 0K_% R 0K_% N R 0K_% N R 0K_% R 0K_% N Modify Phase VERON_0 VERON_ VERON_ KU_0 KU_ KU_ ME change component nf_xr_v N TP-R TP-L Hon Hai Precision ndustry o. Ltd. Foxconn em nc. HN R& phone: --- EK(T0E) ON FP_P_u_Natural TP oard TP switch oard ize ocument Number Rev ustom Page Modified: heet of Tuesday, ecember, 00 :0: (UT/MT) R 00K_% N R0 00K_% N R 00K_% R 00K_% R 00K_% N R 00K_% ON FP_P_u_Natural TR (Federer) 0.

27 V V V <<ttention>> urges of PV >V duration 0.ms when class amplifier is working may damage the amplifier, 0uF tantalum capacitors are required at PV and PV to suppress the surge. F 0_. 0uF_YV_0V [] _# V F 0_. F 0_. 0uF_YV_0V 0 0uF_YV_0V TP_P0 TP Place next to pin 0uF_YV_0V 0uF_YV_0V TP_P0 TP _#=0V : Power down lass PK amplifer _#=.V : Power up lass PK amplifer V. plited by N PK-R plited by N 0 plited by N U_EP U_PO0 Q N00 OT- V R K_% 0 0uF_YV_0V.uF_XR_0V 00 _#_Q V V. V PV PK-L PV PV PK-L PK-L- PK-R- PK-R PK-L- PK-R- PK-R PV P L0-R M-VREFO (Vista Premium Version) Thermal Pad x mm Via rray V Modify _# signal level to V N PFO/EP PFO Thermal PO0 PVEE PO.uF_XR_0V 00 HP-OUT-R P# HP-OUT-L T-OUT M-VREFO-L T-LK M-VREFO-R 0 V M-VREFO T-N LO-P V-O pf_npo_0v VREF YN 0 0uF_YV_0V V REET# V PEEP LNE-R LNE-L M-R M-L MONO-OUT JREF ense- M-R M-L LNE-R LNE-L ense U 0 M-R M-L HPOUT-R HPOUT-L M-VREFO-L M-VREFO-R NLO TL (nclude Thermal pad) R0 _% 0uF_XR_.V V R 0K_% M-R M-L.uF_XR_0V 00.uF_XR_0V 00 R.K_% R 0K_% U_REET# [] U_YN [] U_N0 [] U_OUT [] U_TLK [] 0uF_YV_0V uf_yv_.v HPOUT-J M-J 00pF_NPO_0V.uF_XR_.V 00 V NT_M_N R K_% R K_% R K_% R.K_% - V U TLVKR 00K_% P EEP U TLVKR V 0pF_NPO_0V H_PKR [] - NT_M_REF R PK-L PK-L- PK-R- R0 00_% 00pF_NPO_0V.uF_XR_.V 00 R 0K_% pf_npo_0v R 0_% 00 R0 0_% 00 R 0_% 00 R 0_% 00 0 nf_xr_v N nf_xr_v 0nF_XR_V L 0_% 00 R K_% 00 0.uF_XR_.V 00 nf_xr_v nf_xr_v nf_xr_v N N N PK-L_L PK-L-_L PK-R-_L PK-R_L NTERNL PEKER 0pF_XR_0V 0pF_XR_0V 0pF_XR_0V 0pF_XR_0V HEER Header_X u R K_% R.K_% N MFX MFX V M-VREFO HEER Header_X u EXTERNL M Jack M-J M-J R 0_% 00 M-R M-L 0uF_YV_0V 0uF_YV_0V N N R K_% R K_% N0 N0 F 0_0. F 0_0. N N R 0_% 00 R 0_% 00 nalog_ground igital_ground M-VREFO-L M-VREFO-R R.K_% R.K_% 00pF_NPO_0V 00pF_NPO_0V ON 0 0 _X_u_lack Tied at one point only under the L0 or near the L0 HEPHONE Jack HPOUT-J Modify for FOV HPOUT-J HPOUT-R HPOUT-L R 0_% 00 N N R 0_% 00 N N0 R _% R _% HPOUT_R_R HPOUT_L_R F 0_0. F 0_0. _HP_OUTR _HP_OUTL V R 0K_% R 0K_% Q Q N00 N00 OT- OT- N0 R0 K_% R K_% 00pF_NPO_0V 00pF_NPO_0V ON 0 0 _X_u_lack V. V V NT_M_REF V. [0,,,,,,,0,,,,0,,,,,,,,0,] V [,,,,,,,,] V NT_M_REF [] _ R K_% N R 00K_% Q N00 OT-.uF_XR_.V 00 N0 Q Q N00 N00 OT- OT- N0 Hon Hai Precision ndustry o. Ltd. Foxconn em nc. HN R& phone: --- OE/JK/PEKER/M ize ocument Number Rev ustom Page Modified: heet of Tuesday, ecember, 00 :0: (UT/MT) TR (Federer) 0.

28 M0 M0- V PN0 PN PN0 PN L L L L L0 0uF_YV_0V N L 00nF_XR_0V 00 L nf_xr_0v RL 0_% 00 V._LN V L RL L TRL.K_% UL VTRL N RET TRL/V XTL XTL YL MHZ_0P_0PPM L L pf_npo_0v pf_npo_0v RET VTR N N0 KTL KTL N 0 N LE0 V_ V_ N HP HN REFLK_P REFLK_N VTX HOP HON NTX N N 0 V._LN V V_ MP0 LE/EEK MN0 LE/EE N LE/EEO MP EE MN N N RTL0EL-V-R[VER.] V_ 0 N V_ N OLTE 0 V PERT N LNWKE N LKREQ LE_RX/TX V LE/EEK LE/EE RL 0_% N V V._LN V.L V. V._LN RL K_% RL 0_% RL 0_% N RL.K_% UF_PLT_RT# [,,0] PE_WKE# [,0] LN_LK_REQ# [] V. QL PMVXP RL0 K_% RL K_% V._LN L 0uF_YV_0V L nf_xr_v N RL 00K_% M0 TR- M0- M L T TT T- N N R PN PN PN RT E_LN_EN# [] V. V. V._LN V White LE for connectivity and mber LE for activity located LL 0uH_XFMR : : L TX TX- TXT N N RXT 0 RX L RL 00_% M M- TR0 TR0- TR V. [0,,,,,,,0,,,,] V. [0,,,,,,,0,,,,0,,,,,,,,0,] V._LN V V._LN V._LN LE_RX/TX L 0pF_XR_0V N ON RJ_u_lack 0 White mber N_TR Ethernet [] PE_TXP_ [] PE_TXN_ [] LK_PH_PE_LN [] LK_PH_PE_LN# [] PE_RXP [] PE_RXN N_TR L L0 V EV PE_RXP_ PE_RXN_ L uf_yv_.v L uf_yv_.v L M- L nf_xr_0v 00 Modify to common part R- RX- RL _% RL _% L.nF_XR_KV 0 RL 00_% L 0pF_XR_0V N LE/EEK [] LK_REFLK [] LK_REFLK# [] LK_M_N_R [] LK_M R H:00 MHz L: MHz RK.K_% N [] LK_REF_M_PH PU_EL RK.K_% [,,0] PH_M_T_ [,,0] PH_M_LK_ V._LK_V RK _% RK _% LK_M_N LK_M_ LK_V UK RK _% V_OT V_OT OT OT# V N _ V_ THERMLP XTLN XTLOUT LK T REF0/F 0 V_REF XTL_N XTL_OUT V_REF KPWR/P# V_T T T# V_R R R# V_R_O PU_TP# LK_V V_PU PU0 PU0# V_PU PU 0 PU# V_PU_O V_R LK_V RK 00K_% QK N00 OT- K YK.MHZ_0P_0PPM K0 pf_npo_0v LK_EN# [] LK_PU_LK [] LK_PU_LK# [] K _LK_VO K 0uF_YV_0V K pf_npo_0v LK 0_% LK_V V._VQ _LK_VO V. V._LK_V V. V._VQ LK 0_% LK LK_V V._VQ [0,,,0,] _LK_VO V. [0,,,,,,,0,,,,0,,,,,,,,0,] V._LK_V [0,,,,,,,0] V._LK_V K K K 0uF_YV_0V RK 0_% LK_V [] LK_PE_T [] LK_PE_T# [] LK_M_PH [] LK_M_PH# 0 TP_PU# LPVTR V. RK.K_% 0_% N K K K FP Table F 0 PU (PH-->PU) MHz 00MHz Power On efault R(M) (PH-->PU) 00MHz T (PH) 00MHz OT (PH) MHz MHz (PU) MHz REF.MHz Hon Hai Precision ndustry o. Ltd. Foxconn em nc. HN R& phone: --- LN (RTL0EL)/LOK EN ize ocument Number Rev ustom TR (Federer) :0:0 (UT/MT) Page Modified: heet of Tuesday, ecember,

29 V. R 0_% N pf_npo_0v N 0 uf_yv_.v R 00K_% R K_% N V_REER V. V_REER V. [0,,,,,,,0,,,,0,,,,,,,,0,] X_LE X_E# X_LE V_REER V. [] LK_M_R el MHz rystal parts R 0_% XN MOE_EL RT_RT# P/X_RE#/_T P/X_WE#/_T X_RY P/X_WP#.uF_XR_.V 00.uF_XR_.V 0nF_XR_0V 00 0nF_XR_0V 0nF_XR_0V uf_yv_.v U XTL XTLO _PLL MOE_EL RT# X_LE X_E# X_LE 0 _T/X_RE# _T/X_WE# VRE V_PLL _M _M_/_M RREF RREF _T/X_0/M_ P/X_0 Reserve for EM R.K_% N _LK/X_/M_LK X_ R _% M_LK [] U_PN [] U_PP V_REER 0m V. VRE V. 0 R0 0K_% M P N N V_N R_V VRE V_ N Pull high: MHz Floating: MHz RT-RT M M TP0 TP0 TP_P0 TP_P0 P/X_/_T _# _WP X_# V. P0/X_/_T/M_ M_N# P/X_/_T/M_ P/X_/_T0/M_0 P/X_/M_ P/X_/M_ V_REER V_REER V_REER X_RY P/X_RE#/_T X_E# X_LE X_LE P/X_WE#/_T P/X_WP# P/X_0 X_ P/X_RE#/_T P/X_WE#/_T _M_/_M M_LK P0/X_/_T/M_ M_N# P/X_/_T/M_ P/X_/_T0/M_0 P/X_/M_ P/X_/M LK P/X_/_T0/M_0 P/X_/_T/M_ P/X_/M_ P/X_/_T P/X_/_T P/X_/M_ P/X_/_T0/M_0 P0/X_/_T/M_ X_# _WP _# R _% _LK pf_npo_0v N LOT in R_0u X_R/# X_RE# X_E# X_LE X_LE X_WE# X_WP# X_0 X_ 0 _M in-n0 M_V M_LK M_ M_N M_ M_0 0 M_ M_ in-n _V _LK _0 X_ X_ X 0 X_ X_ X_ X_V X_# _WP _# NPTH0 NPTH in-n 0 in-n X_RY _T/X_WP#/M_ XTL_TR PO0 EEO EE EEK EE X_# _WP 0 _# M_ X_/_ M_ V_ N _T/X_/M_ N M_N# _T/X_/M T0/X_/M_0 X_/M_ 0 X_/M_ Hon Hai Precision ndustry o. Ltd. Foxconn em nc. HN R& phone: --- ard Reader ize ocument Number Rev ustom TR (Federer) :0: (UT/MT) Page Modified: heet of Tuesday, ecember,

30 Half Mini ard for WLN V. QJ00 PMVXP. V._WLN V. V. V._VQ V. [0,,,,,,,,,,,] V. [0,,,,,,,0,,,,,,,,,,,,0,] V._VQ [0,,,,] MOUNTN HOLE HOLE MH_P0xP0xP x. N N x. MOUNTN_HOLE HOLE N x. MOUNTN_HOLE HOLE N x. MOUNTN_HOLE HOLE [] E_WLN_OFF RJ00 00K_% J00 J00 LOT0 J00 0uF_YV_0V J00 pf_npo_0v N V._VQ RJ00 0_% 00 J00 0uF_YV_0V V._WLN J00 J00 pf_npo_0v [] E_TOMO_ QJ00 N00 OT- HOLE00 MOUNTN_HOLE x. E_TOMO_# [] [] [,] [] WLN_LK_REQ# LK_PH_PE_MN# LK_PH_PE_MN [] [] [] [] PE_WKE# [,,] UF_PLT_RT# [,] LK_P_J PE_RXN PE_RXP PE_TXN_ PE_TXP_ V._WLN _V=>0. Peak/0. Normal _Vux=>. Peak/. Normal RJ00 0_% NPTH MFX Mini-PE Retention NPTH MFX WKE# T_T T_HLK LKREQ# N REFLK- REFLK N UM_ UM_ N PERn0 PERp0 N N PETn0 PETp0 N0 N.VUX.VUX N REERVE REERVE REERVE REERVE.VUX N _V UM_PWR UM_T 0 UM_LK UM_RT# UM_VPP N W_LE# 0 PERT#.VUX N _V M_LK 0 M_T N U_- U_ N 0 LE_WWN# LE_WLN# LE_WPN# _V N 0.VUX V._WLN V._WLN LP_FRME# [,] LP_ [,] LP_ [,] LP_ [,] LP_0 [,] E_WLN_# UF_PLT_RT# [,,] PH_M_LK_ [,,] PH_M_T_ [,,] U_PN [] U_PP [] Half Mini ard for WLN QJ00 N00 OT- E_WLN_ [] N x. MOUNTN_HOLE HOLE N x._0x. MOUNTN_HOLE HOLE N x. MOUNTN_HOLE HOLE N x. MOUNTN_HOLE HOLE N x. MOUNTN_HOLE HOLE N x. MOUNTN_HOLE HOLE0 N x. MOUNTN_HOLE HOLE N x. MOUNTN_HOLE HOLE M ONN. [] M_OUT [] M_YN RH _% [] M_N [] M_REET# HOLE MOUNTN_HOLE.x. HOLE MOUNTN_HOLE.x. Pin efine for M T0M HEER N N N N RE T_OUT RE N.V YN N T_N N RT# TLK N N NPTH NPTH 0 N0 _to P_0u 0 V. RH 0_% V. 0m M_TLK [] H pf_npo_0v luetooth ONN. [] U_PP [] U_PN V. RH 0K_% N [] E_T_EN# QH PMVXP H.uF_XR_0V 00 00m HEER Header_X 00u V_T H MFX MFX ME change component N x. MOUNTN_HOLE HOLE HOLE MOUNTN_HOLE x. N HOLE MOUNTN_HOLE x. N For PU use HOLE MH_P0xP0xP x. N HOLE MH_P0xP0xP x. N For PU use HOLE MH_P0xP0xP x. N HOLE0 MH_P0xP0xP x. N UX ONN. V UX ONN. [] E_U_PWR_EN [] U_O#0 [] U_PN0 [] U_PP0 0nF_YV_V R N0 0_% L M_0_0m /tack Port U N OUT N OUT N OUT EN O# PL0X-TR U_PN0_L U_PP0_L V_U0 R 0R_%_/W 0 uf_xr_.v V 0pF_XR_0V N H VP M-0R_KV N V [,,,,,,,0,] H VN V - N HEL HEL HEL HEL ON UX_u_lack [] E_U_PWR_EN [] U_O# [] U_PP [] U_PN V 0nF_YV_V R 0_% /tack Port U N OUT N OUT N0 N OUT EN O# PL0X-TR V_U _to P_u ON 0 [] U_PN [] U_PP L M_0_0m U_PN_L U_PP_L uf_xr_.v 0pF_XR_0V N H VP H VN M-0R_KV N V - N HEL HEL HEL HEL ON0 UX_u_lack Hon Hai Precision ndustry o. Ltd. Foxconn em nc. HN R& phone: --- WLN/T/M/U/MOUNTN HOLE ize ocument Number Rev ustom Page Modified: heet of 0 Tuesday, ecember, 00 :0: (UT/MT) TR (Federer) 0.

31 [] [] [] [] [] [] [] [] [] [] [] E_KLTEN [] KL_TT iscrete : U,R,R UM : R [] [] LV_NV_EN ULV_NV_EN LV_V_EN ULV_V_EN iscrete : U UM : R MUXV LV_U_LKP LV_U_LKN LV_U_P LV_U_N LV_U_P LV_U_N LV_U_P0 LV_U_N0 N LV.uF_XR_.V 00 N R.K_% N R.K_% R.K_% R 0_% N N T_00m OT- 0 0 V. R0 0_% 00 N.uF_XR_.V 00 N 0 0 N N V N0 EP U N NO N NO V. V N OM N N OM 0 N V N N N EL N V N V N N 0 TRER U N 0 V N N N V 0 N N EL V 0 PLV00ZFE LV_EN MUXV PU_ELET# [] LV MUX LV LKP LV LKN LV P LV N LV P LV N LV P0 LV N0 PU_ELET# [] iscrete PU:nstall UM:Not nstall R 00K_% iscrete PU:Not nstall UM:nstall V R 0K_% OT- N00 Q [] [] [] LV_PWM ULV_PWM E_NV_PWM V R 0K_% OT- N00 Q R 0K_% R 0_% N R 0_% N R 0_% N R 00K_% N U V. NO N [] PU_PWM_ELET# N N 0K --> 0K V OM TKR V V. FH 0_0. 00 N FH 0_% 00 R 0_% 00pF_NPO_0V N H0 uf_yv_0v 00 H 0pF_XR_0V N [] [] V. V VT V_YN LV uf_xr_v 00 VT L_Enable V_WEM U_PN0 U_PP0 00nF_XR_0V 00 V. [0,,,,,,,0,,,,,0,,,,,,,0,] V [,,,,,,,,] VT [,,,,,0,] V_YN LV LV_PWM 0mils ON VT VT VT N LV_PWM L_Enable V_WEM N0 U_PN0 U_PP0 N LV LKP LV LKN N LV P LV N N LV P LV N N LV P0 LV N0 N LV LKP LV LKN N LV P LV N N LV P LV N N LV P0 LV N0 N N N NTH NTH [] [] [] ULV LKP [] ULV LKN [] ULV P [] ULV N [] ULV P [] ULV N [] ULV P0 [] ULV N0 [] [] [] [] [] [] [] [] MUXV LV_L_LKP LV_L_LKN LV_L_P LV_L_N LV_L_P LV_L_N LV_L_P0 LV_L_N0 LV T LV LK [] ULV LKP [] ULV LKN [] ULV P [] ULV N [] ULV P [] ULV N [] ULV P0 [] ULV N0 [] ULV T [] ULV LK LV.uF_XR_.V 00 V. R0 0_% 00 0.uF_XR_.V N N V N0 EP 0 N V N N N EL N V N V N N R 0_% N R 0_% N R0 0_% N R0 0_% N R0 0_% N R0 0_% N R0 0_% N R0 0_% N U N 0 V N N N V 0 N N EL V 0 PLV00ZFE MUXV R 0_% N R 0_% N R0 0_% N R 0_% N R 0_% N R 0_% N R 0_% N R 0_% N R 0_% N R 0_% N PU ELET# [] LV MUX LV LKP LV LKN LV P LV N LV P LV N LV P0 LV N0 PU_ELET# [] LV T LV LK iscrete PU:nstall UM:Not nstall iscrete PU:Not nstall UM:nstall [] PU ELET# [0,] [0,] [] [] iscrete PU:nstall UM:Not nstall RT_VYN RT_HYN [] [] [] RT RT_ RT_ RT_R RT LK RT T [] URT_VYN [] URT_HYN [] URT_ [] URT_ [] URT_R [] URT LK [] URT T RTV V 0 N V EL N V V N 0 N V EL N 0 U PV-ZLE RTV R 0_% N R 0_% N R 0_% N R 0_% N R 0_% N R 0_% N R0 0_% N.uF_XR_.V 00 V. R 0_% 00.uF_XR_.V 00 V. PU_ELET# [] RT MUX N RT_VYN RT_HYN RT T RT LK RT_R RT_ RT_ iscrete PU:Not nstall UM:nstall LV_EN R 00K_% R K_% RT_VYN_R RT_HYN_R RT T_ RT LK_ R 0_% R0 0_% R 0_% R 00K_% Q PMVXP _% _% F _0. 00 pf_npo_0v F _0. 00 pf_npo_0v F _0. 00 pf_npo_0v.nf_xr_0v OT- N00 Q R R 0 R _% OT- N00 Q YN_OUT YN_N YN_OUT YN_N _OUT _N _N _OUT 0pF_NPO_0V 0 0pF_NPO_0V 0pF_NPO_0V RT_R_L RT L RT L Q V PMVXP LV V RT_ RT_ RT_R V..uF_XR_.V 00 U V(YN) V(VEO) VEO_ VEO_ VEO_ N V() YP PZ V. ON 0 V_YN LV LV Header_X0 0u R0.K_% RT T_ RT_HYN_R RT_VYN_R RT LK_ RT ONNETOR V_YN LP R [] Hon Hai Precision ndustry o. Ltd. Foxconn em nc. HN R& phone: --- LV T LV LK V. V_P_u_lack N N R0.K_% LV&Webcame ize ocument Number Rev ustom Page Modified: heet of Tuesday, ecember, 00 :0: (UT/MT) TR (Federer) 0.

32 V iscrete PU: nstall UM: Not nstall V._ELY V._ELY T_00m OT- V V. V [,,,,,,,,] V. [0,,,,,,,0,,,,,0,,,,,,,0,] [] HM T [] HM LK [] PU_HP_NTR# [] HM_ET R.K_% OT- N00 Q0 R.K_% Q N00 OT- Q N00 OT- Q MMT0_NL OT- E R 0_% V._ELY HM_ET R R.K_% HM T HM LK HM_ET_ PEVUL O- N HM_TXP HM_TXN HM_TX0P HM_TX0N HM_E HM LK V._ELY V_HM V._HM HM_ET_ 0pF_NPO_0V V._ELY [0,,,] V_HM V._HM HM_TXP HM_TXN HM_LKP HM_LKN HM T 0pF_NPO_0V N HM spec: V:.V min, m max. V_HM V 0--F_ O- R 0K_% R.K_% R 00K_% TP_P0 TP0 N ON ata TM ata hield ata- ata TM ata hield ata- ata0 TM ata0 hield ata0- TM lock 0 TM lock hield TM lock- E L /E round Hot Plug etect 0 PTH HM_R_P_u_lack Reserved V Power PTH iscrete PU:Not nstall UM:nstall [] HM_TXP [] HM_TXN HM_TXP HM_TXN [] HM_TXP [] HM_TXN [] HM_TX0P [] HM_TX0N [] HM_LKP [] HM_LKN 0 R _% R _% R _% R _% R _% R _% HM_TXP HM_TXN HM_TX0P HM_TX0N HM_LKP HM_LKN HM_TXP HM_TXN HM_TXP HM_TXN HM_TX0P HM_TX0N V. F 0_% 00 N V._HM 0nF_XR_V 0nF_XR_V N N N N 0 0uF_YV_0V 0nF_XR_V N N N N N [] UTM_TXP_ [] UTM_TXN_ [] UTM_TXP_ [] UTM_TXN_ [] UTM_TX0P_ [] UTM_TX0N_ [] UTM_LKP_ [] UTM_LKN_ V._HM 0 V. N_ N_ N_ V_ N_ OUT_- OUT_ V_ OUT_- 0 OUT_ N_ OUT_- OUT_ V_ OUT_- OUT_ N_ N_- N_ V_ N_- N_ N_0 N_- N_ V_ N_- N_ N_ R.K_% N _EN N_ HP_NK 0 _NK L_NK N_ N_ V_ N_0 N_ N_ REXT HP_OURE _OURE L_OURE N_ V_ N_ V_ OE# 0 U PTN0 HM_ET_ HM T HM LK OE# UHM_TXP UHM_TXN UHM_TXP UHM_TXN UHM_TX0P UHM_TX0N UHM_LKP UHM_LKN V. Q N00 OT- N R 0K_% N HM_ET R R 0_% N R 0_% N R 0_% N R 0_% N R0 0_% N R 0_% N R 0_% N R 0_% N HM_TXP HM_TXN HM_TXP HM_TXN HM_TX0P HM_TX0N HM_LKP HM_LKN Q N00 OT- R _% R _% V R00 00K_% HM_LKP HM_LKN [] UHM_ET [] UTM T [] UTM LK V. R.K_% N R.K_% N R0 00K_% N R 0K_% N Hon Hai Precision ndustry o. Ltd. Foxconn em nc. HN R& phone: --- HM ize ocument Number Rev ustom TR (Federer) :0:0 (UT/MT) Page Modified: heet of Tuesday, ecember,

33 FN ONNETOR V. RH.K_% V 00 RH0 RH RH RH 0uF --> uf Modify FN control circuit.k_%.k_%.k_%.k_% V V [,0,,,,,,0,] H RH E_M0_LK_ E_FN_TH [] E_M0_LK_L [] V uf_xr_.v V [,,,,,,,,] K_% H V.L nf_xr_v Q V.L [,,,,,] RH QH E_M0_T_ N00 E_M0_T_L [] V. 0 PMVXP V. [0,,,,,,,0,,,,,0,,,,,,,0,] FN OT- Q K_% VFN HEER N00 V. Header_X_u OT- [] E_FN_PWM QH W/:0/0 N00 H H V. (microstrip) OT- T_00m OT- RH K_% [] T_THERMP H.nF_XR_0V UH E_M0_LK_ V MLK E_M0_T_ P MT POWER UTTON OR ONNETOR [] T_THERMN N LERT# OVT_FX# [] Y_HN# N HEER0 Header_X_00u V V X0 00nF_YV_V N V.L X0 00nF_YV_V N Reserved for EM issue E_PWR_LE#_W [] E_L_W# [] THERML ENOR [] THER_# V. RH 00K_% hange to FF type 0 RX 0_% RX 0_% X 0nF_XR_V N RX 0_% RX 0_% RX0 0_% PWR_WN# [] X0 0nF_XR_V N X0 0nF_XR_V N H PQ N00 OT- V. V. RH K_% N OT- N00 Q V. N V.L EM--ZL-TR Place Thermal-ensor near PU E E Q PTEU RH 0_% M_% R 0_% 00 R PH_PROHOT# [0,] MVP_PWR [0,] PM_THRMTRP# [0,] E _JK Wire to oard ONNETOR T N V.L V. V. MLO T [] N [] V.L [,,,,,] V. [0,,,,,,,,0,,,] V. [0,,,,,,,0,,,,,0,,,,,,,0,] MLO [] LOT F 0_ U F 0_ N N T F 0_ F 0_ 00nF_YV_0V 00nF_YV_0V PEVUL 00nF_YV_0V nf_xr_0v O LMR 0 HEER_X_N N HEER V.L attery_x_0u_lack PR 0_% MRT_P_ PTOR n ON. R0 N V. V. 00K_% V. V. PR HEER_T V. V. PR PR PR 0K_% R0 00_% HEER_M [,] E_M_T_L 00nF_XR_0V 0K_% 0K_% R0 00_% HEER_M [,] E_M_LK_L 00 K_% U OP_O# [] N RH0 R0 00_% HEER_THER [] TT_THER_LERT# K_% RH Q 0_% N0 MMT0_NL 0 N00 OT- VLT_m V - VLT_m VLT_m E OT- OT- OT- E_HR_LE#_ [] PR PR LMR E LE#_W [] 0K_%.K_% MRT_ [] P 00nF_YV_V R W/K 0W/K 0W/K V/K 0W/0K U Pin Nor 0.V 0.V 0.V 0.V.V V.L V.L V.L POP V V V V V V. TTERY ONNETOR 0 0 [0,,] VTT_P RX 0_% N [0,].0_P RX 0K_% X X0 uf_yv_.v N LL_Y_PWR [] N0 V. [0,,,,,,] LP_#_R N0 [0,] MVP_PWR T_00m OT- RX 0K_% X0 uf_yv_0v N X0 00nF_YV_V UX LVW RX 0K_% PH_PWROK [,] Hon Hai Precision ndustry o. Ltd. Foxconn em nc. HN R& phone: --- N/attery/OP/FN ize ocument Number Rev ustom Page Modified: heet of Tuesday, ecember, 00 :0: (UT/MT) E TR (Federer) 0.

Page 0 0 0 0 0 0 0 0 09 0 9 0 9 0 9 0 chematics Page Index ( / Revision / hange ate) of chematics Page chematics Page Index lock iagram R (MI,PE,FI) R (LK,MI,JT) R (R) R (POWER) R (RPHI POWER) R (N) R

More information

XDP. Webcam AU6433-GBL. USB 480Mb/s. PCIE BUS 100MHz PCIE BUS XDP SIO11

XDP. Webcam AU6433-GBL. USB 480Mb/s. PCIE BUS 100MHz PCIE BUS XDP SIO11 P- Revision:. PE TTLE LOK RM HNE HTORY - HNE HTORY - HNE HTORY - LOK TRUTON NL&REET MP POWER FLOW POWER TRUTON 9 ~ POWER EQUENE andy ridge L- PLTRT_PU# R HNNEL R HNNEL 9 ~9 R TERMNTON & XXXXX ougar Point

More information

Rev. SA SA SA SA SA SA SA SA SA SA. 43 Status LED & LID

Rev. SA SA SA SA SA SA SA SA SA SA. 43 Status LED & LID chematics Page Index ( / Revision / hange ate) Page of chematics Page 0 0 chematics Page Index lock iagram 0 R (MI,PE,FI) 0 R (LK,MI,JT) 0 R (R) 0 R (POWER) 0 R (RPHI POWER) 0 R (N) 09 R (REERVE) 0 PH

More information

G60J Schematics for Calpella Platform Rev. 1.5

G60J Schematics for Calpella Platform Rev. 1.5 YTEM PE REF. 0. lock iagram 0. ystem etting 0. PU()_MI,PE,FI,LK,MI 0. PU()_R 0. PU()_F,RV,N 0. PU()_PWR 0. PU()_XP. R()_O-IMM0. R()_O-IMM. R()_/Q Voltage. VI ontroller 0. PH()_T,IH,RT,LP. PH()_PIE,LK,M,PE.

More information

CPU T2060 4xx,5xx Series PAGE 2,3. FSB 533MHz. GMCH-M Calistoga 943GML B0:02G PAGE 6,7,8,9,10,11 DMI Interface PCIE *1 ICH7-M PCIE *1

CPU T2060 4xx,5xx Series PAGE 2,3. FSB 533MHz. GMCH-M Calistoga 943GML B0:02G PAGE 6,7,8,9,10,11 DMI Interface PCIE *1 ICH7-M PCIE *1 TERE lock iagram PE FN ENR M0RMZ PE, PU T00 xx,xx eries PE PE LK EN 0 HRER RUT F MHz Power n equence PE 0 TP PE PE LV & NV RT MH-M alistoga ML 0:00000 PE,,,,0, M nterface R-MHz ual hannel R PE,, -MM X

More information

J1B B1 B3 B5 B7 B9 B11 B13 B15 B17 B19 B21 B23 B25 B27 B29 B31 B33 B35 B37 B39 B41 B43 B45 B47 B49 B51 B53 B55 B57 VCC VCC USB_DET

J1B B1 B3 B5 B7 B9 B11 B13 B15 B17 B19 B21 B23 B25 B27 B29 B31 B33 B35 B37 B39 B41 B43 B45 B47 B49 B51 B53 B55 B57 VCC VCC USB_DET GP0 GP0 GP0 P0 GP0 GP GP GP GP GP GP GP P GP0 GP GP GP GP GP GP GP GP0 GP GP GP GP GP GP GP GP0 GP GP GP GP GP GP GP GP0 GP GP GP GP GP GP GP GP00 UINO ONE PIN EFINE GP0 GP GP GP GP GP GP GP GP0 GP GP

More information

Page Title of Schematics Page SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB

Page Title of Schematics Page SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB Page of chematics Page 0 0 chematics Page Index lock iagram 0 R&F (MI,P,FI) 0 R&F (LK,MI,JT) 0 R&F (R) 0 R&F (POWR) 0 R&F (RPHI POWR) 0 R&F (N) 09 R&F (RRV) 0 PH (H,JT,T) PH (PI-,MU,LK) PH (MI,FI,PIO)

More information

Project Name :I36IAx Platform : Celeron GS40 + Park + ICH9M

Project Name :I36IAx Platform : Celeron GS40 + Park + ICH9M Project Name :IIx Platform : eleron + 0 + Park + IHM PE..... PU... 0_FF. 0...... -IHM.... 0.......... 0....... POWER... 0. ONTENT INEX YTEM LOK IRM POWER IRM & EQUENE Power on equence iagram PU Penryn

More information

U35JC SCHEMATIC Revision 1.0

U35JC SCHEMATIC Revision 1.0 YTEM PE REF. PE ontent lock iagram ystem etting PU()_MI,PE,FI,LK,MI PU()_R PU()_F,RV, PU()_PWR PU()_XP R O-IMM_0 R O-IMM_ R _Q VOLTE 0 PH_IEX()T,IH,RT,LP PH_IEX()_PIE,LK,M,PE PH_IEX()_FI,MI,Y PWR PH_IEX()_P,LV,RT

More information

Size Document Number Rev A3. Date: Monday, November 15,

Size Document Number Rev A3. Date: Monday, November 15, ize ocument Number Rev ate: Monday, November, 00 heet of 0 [] [] [] [] [] [] [] [] [] [] [] [] [] [] [] [] [] [] [] [] [] [] [] [] [] [] [] [] [] [] [] [] MI_TXN0 MI_TXN MI_TXN MI_TXN MI_TXP0 MI_TXP MI_TXP

More information

RSC CHIP VDD P05 P03 P01 P04 VDD GND PWM0 AVDD VDD AVDD P0-2 P0-5 P0-1 P0-6 P0-4 P0.3 GND P00. Y1 3.58MHz P00 P01 AGND P01 P00 P02 P02 P07 P0-0 P0-7

RSC CHIP VDD P05 P03 P01 P04 VDD GND PWM0 AVDD VDD AVDD P0-2 P0-5 P0-1 P0-6 P0-4 P0.3 GND P00. Y1 3.58MHz P00 P01 AGND P01 P00 P02 P02 P07 P0-0 P0-7 Place as close to pins of U as possible. RS HIP 0-00 RS-x emo/evaluation oard: RS-000 Thursday, ecember, 00 Size ocument Number Rev ate: Sheet of P XI P0 P0 P0 P0 P00 PN P0 P0 P0 P0 P0 P0 P0 P0 P XO -XM

More information

Power supply, reset circuit, reference voltage and power indicator. Analogue and digital inputs with options for FET outputs

Power supply, reset circuit, reference voltage and power indicator. Analogue and digital inputs with options for FET outputs VR core and power 00v.0 Power supply, reset circuit, reference voltage and power indicator. Port 00v.0 nalogue and digital inputs with options for FET outputs Port 00v.0 igital inputs with optional FET

More information

CD-DET TP5_CS- LCDPWR RFPWR CHPD5 GP05 GP25 RST5 L13 D12 D11 D10 LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS- LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS-

CD-DET TP5_CS- LCDPWR RFPWR CHPD5 GP05 GP25 RST5 L13 D12 D11 D10 LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS- LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS- SPST SW L 0uH.uF TP HEER NO STUFF TP 0 HEER NO STUFF TP TP pf Y.uF.uF 0 HEER NO STUFF 0 HEER NO STUFF MHz, 0ppm pf.uf (OUT) (IN) R 0K /W % 0uF OUT OUT OUT OUT KLT L 0 L_MISO L_MOSI L_SK S_S- L_S- L_- L_

More information

SODIMM_EDP LEPUS MB P/N:6050A STAND OFF:CPU S4501,S4502,S STAND OFF:6052B INVENTEC

SODIMM_EDP LEPUS MB P/N:6050A STAND OFF:CPU S4501,S4502,S STAND OFF:6052B INVENTEC THI RW N PEIFITION,HERE,RE THE PROPERTY OF VENTE ORPORTION N HLL NOT E REPOUE,OPIE,OR UE WHOLE OR PRT THE I FOR THE MNUFTURE OR LE OF ITEM WITH WRITTEN PERMIION,VENTE ORPORTION,00 LL RIHT REERVE. F HF

More information

B0549-SCH-01 RD VEGA STDP4028 (DVI to DPTx) Reference Design PCB# Revision History

B0549-SCH-01 RD VEGA STDP4028 (DVI to DPTx) Reference Design PCB# Revision History 0-SH-0 R-0 VEG STP0 (VI to PTx) Reference esign P# 00- Revision History SHEMTI SHEET ate uthor Version omments 0. ontents, Revision History Sept., 00 Tony W. Rev. Initial schematic. 0. Overview Oct., 00

More information

PR D NT N n TR T F R 6 pr l 8 Th Pr d nt Th h t H h n t n, D D r r. Pr d nt: n J n r f th r d t r v th tr t d rn z t n pr r f th n t d t t. n

PR D NT N n TR T F R 6 pr l 8 Th Pr d nt Th h t H h n t n, D D r r. Pr d nt: n J n r f th r d t r v th tr t d rn z t n pr r f th n t d t t. n R P RT F TH PR D NT N N TR T F R N V R T F NN T V D 0 0 : R PR P R JT..P.. D 2 PR L 8 8 J PR D NT N n TR T F R 6 pr l 8 Th Pr d nt Th h t H h n t n, D.. 20 00 D r r. Pr d nt: n J n r f th r d t r v th

More information

46 D b r 4, 20 : p t n f r n b P l h tr p, pl t z r f r n. nd n th t n t d f t n th tr ht r t b f l n t, nd th ff r n b ttl t th r p rf l pp n nt n th

46 D b r 4, 20 : p t n f r n b P l h tr p, pl t z r f r n. nd n th t n t d f t n th tr ht r t b f l n t, nd th ff r n b ttl t th r p rf l pp n nt n th n r t d n 20 0 : T P bl D n, l d t z d http:.h th tr t. r pd l 46 D b r 4, 20 : p t n f r n b P l h tr p, pl t z r f r n. nd n th t n t d f t n th tr ht r t b f l n t, nd th ff r n b ttl t th r p rf l

More information

Generated by Foxit PDF Creator Foxit Software For evaluation only.

Generated by Foxit PDF Creator Foxit Software   For evaluation only. I_ST I_SLK K_% R K_% R L_0 L_ L_ L_ KEY TON_STHL /F NN_ NN_ P M VS OUTL P OUTR VR MIIN VREF V HOSI LOSI R X pf LOSO.KHZ M_% pf HOSO X pf MHz HOSI 0 pf POWER Generated by Foxit PF reator Foxit Software

More information

Discrete/UMA Schematics Document Sandy Bridge Intel PCH REV : A00

Discrete/UMA Schematics Document Sandy Bridge Intel PCH REV : A00 iscrete/um chematics ocument andy ridge Intel PH 0-0-0 REV : 00 :None Installed UM:UM ONLY installed N: ONLY FOR N installed. Q:ONLY FOR Q installed. PL: K9 PL circuit for 0mW solution installed. 0mW:

More information

H NT Z N RT L 0 4 n f lt r h v d lt n r n, h p l," "Fl d nd fl d " ( n l d n l tr l t nt r t t n t nt t nt n fr n nl, th t l n r tr t nt. r d n f d rd n t th nd r nt r d t n th t th n r lth h v b n f

More information

YROTATE-IT-RX23T YROTATE-IT-RX23T_3-10.SCH YROTATE-IT-RX23T YROTATE-IT-RX23T_9-10.SCH. Date APR, 29, 2015 Sheet.0 OF

YROTATE-IT-RX23T YROTATE-IT-RX23T_3-10.SCH YROTATE-IT-RX23T YROTATE-IT-RX23T_9-10.SCH. Date APR, 29, 2015 Sheet.0 OF YROTTE-IT-RXT YROTTE-IT-RXT_-0.H YROTTE-IT-RXT YROTTE-IT-RXT_-0.H YROTTE-IT-RXT YROTTE-IT-RXT_-0.H YROTTE-IT-RXT YROTTE-IT-RXT_-0.H YROTTE-IT-RXT YROTTE-IT-RXT_-0.H YROTTE-IT-RXT YROTTE-IT-RXT_-0.H YROTTE-IT-RXT

More information

PLAY0 CT7601 QFN48 REC ADC REC. Power LDO RCA RCA RCA*2. Ext. MCU RCA*2. SPDIF output. PWM LED x 2 POR. SPDIF input x 1 Flash. connector.

PLAY0 CT7601 QFN48 REC ADC REC. Power LDO RCA RCA RCA*2. Ext. MCU RCA*2. SPDIF output. PWM LED x 2 POR. SPDIF input x 1 Flash. connector. R SPIF output Power LO R SPIF input x Flash POR PWM LE x R* Lightning() P x pin Type connector US pin For Lightning & P T QFN RE PLY H Sel T PLY x PM Ext. MU H Sel T RE x S NE OP R* Size ocument

More information

8V Title SCHEMATIC, 8V89317EVB REV A. Date: Friday, June 14, Power Supply. XTAL Interface. 12.8MHz TCXO/OCXO LED Status IN1 OUT1

8V Title SCHEMATIC, 8V89317EVB REV A. Date: Friday, June 14, Power Supply. XTAL Interface. 12.8MHz TCXO/OCXO LED Status IN1 OUT1 isclaimer: IT is providing this schematic for reference purposes only. lthough the schematic was taken from a known working design, it is being provided "as is" without any express or implied warranty

More information

MOL NM UR PM NUMR L RVON LVL T RWN K PPROV NOT P RVON T NUMR of -N TLP P0 K 0 0K R TLP P0 Z Z0WVX KTN Q U00 0 K KMZ Z R 0 0K 0 0 R K R N00 0 0K 0 K U00 0 K 0 KJ R U00 0 0.ohm R0 W -N Max.0KOM RX0 Min./W

More information

SERVICE MANUAL BG3R TRINITRON COLOR TV CHASSIS. KV-AR25M60 RM-995 Thailand. KV-AR25N90 RM-996 Philippines KV-AR25M80 RM-995 ME KV-AR25M66 RM-993 GE

SERVICE MANUAL BG3R TRINITRON COLOR TV CHASSIS. KV-AR25M60 RM-995 Thailand. KV-AR25N90 RM-996 Philippines KV-AR25M80 RM-995 ME KV-AR25M66 RM-993 GE MN MO OMMN T NO MO OMMN T NO K-M M- Thailand K-M M- K-M M- K-M M- M K-N M- Philippines K-N M- Taiwan -- -K- -- -- -- -- M- M- M- TNTON OO T - OK M TON M K-M/M/M M- M- K-N M- K-M/M/M M- M- K-N M- (xcept

More information

lock enerator I9LR9KLFT X.Mhz RIII 0/ RIII 0/ lot 0 0 lot RII hannel R II hannel P P/N : 9.NI0.00 REVIION : 0- FIx Intel PU rrandale,,..,9,0 MIx PI EXPRE RPHI X X0 Mhz NP- NP-V Nvida 0,.., iscreet/um/px

More information

SCHEMATIC REV. DRAWING NO RELAY CONTROL CHART A A DE N V C L O REVISIONS

SCHEMATIC REV. DRAWING NO RELAY CONTROL CHART A A DE N V C L O REVISIONS THI RWIN I THE PROPERTY OF NLO EVIE IN. IT I NOT TO E REPROUE OR OPIE, IN WHOLE OR IN PRT, OR UE IN FURNIHIN INFORMTN TO OTHER, OR FOR NY OTHER PURPOE ETRIMENTL TO THE INTERET OF NLO EVIE. THE EQUIPMENT

More information

0 t b r 6, 20 t l nf r nt f th l t th t v t f th th lv, ntr t n t th l l l nd d p rt nt th t f ttr t n th p nt t th r f l nd d tr b t n. R v n n th r

0 t b r 6, 20 t l nf r nt f th l t th t v t f th th lv, ntr t n t th l l l nd d p rt nt th t f ttr t n th p nt t th r f l nd d tr b t n. R v n n th r n r t d n 20 22 0: T P bl D n, l d t z d http:.h th tr t. r pd l 0 t b r 6, 20 t l nf r nt f th l t th t v t f th th lv, ntr t n t th l l l nd d p rt nt th t f ttr t n th p nt t th r f l nd d tr b t n.

More information

DAC PLAY0 PLAY0 CT7601 DAC REC ADC REC RCA * 2. Power LDO RCA. RCA * 2 SPDIF output x2 RCA RCA RCA. Ext. MCU POR. PWM LED x 2. SPDIF input x 1.

DAC PLAY0 PLAY0 CT7601 DAC REC ADC REC RCA * 2. Power LDO RCA. RCA * 2 SPDIF output x2 RCA RCA RCA. Ext. MCU POR. PWM LED x 2. SPDIF input x 1. R * SPIF output x Power LO R * R R SPIF input x POR Flash PWM LE x PM00 Lightning() P 0x0 0pin Type connector US 0pin For Lightning & P T0 RE PLY0 PLY H Sel Stereo T0 PLY0 T0 0x PLY 0x PM00 R Ext. MU H

More information

PCIextend 174 User s Manual

PCIextend 174 User s Manual PIextend 7 User s Manual Preliminary M6- February Sycard Technology 8-F Miraloma Way Sunnyvale, 98 (8) 79- (8) 79- FX PIextend 7 User s Manual Page. Introduction Sycard Technology's PIextend 7 PI extender

More information

l f t n nd bj t nd x f r t l n nd rr n n th b nd p phl t f l br r. D, lv l, 8. h r t,., 8 6. http://hdl.handle.net/2027/miun.aey7382.0001.001 P bl D n http://www.hathitrust.org/access_use#pd Th r n th

More information

#1 10P/DIL NORTH #3 #3 #3 #3 #3 #3 #3 #3 R198 RES0603 RES0603 DNP DNP DNP RES0603 RES0603 RES SDI_N 3-SDO_N 3-ALERT_N 3-CS_N 3-SCLK_N 3-CONV_N

#1 10P/DIL NORTH #3 #3 #3 #3 #3 #3 #3 #3 R198 RES0603 RES0603 DNP DNP DNP RES0603 RES0603 RES SDI_N 3-SDO_N 3-ALERT_N 3-CS_N 3-SCLK_N 3-CONV_N P REVISION REOR J SP88 0 - RE N_JK P 90-00_-POS TP # - Remove these components to stack north # - Populate these components to stack north Use k Resistors or adjust as needed Header - Molex 90-0 PITORS,

More information

MSP430F16x Processor

MSP430F16x Processor MSP0x Processor V_. V_ V_. U Vcc Vcc R 0K SW, ETHER_T_00, ETHER_T_0, ETHER_T_0, ETHER_T_0, ETHER_T_0, ETHER_T_0, ETHER_T_0, ETHER_T_0 P.0/TLK P./T0 P./T P./T P./SMLK P./T0 P./T P./T /RST/NMI 0.u P UTTON_

More information

n r t d n :4 T P bl D n, l d t z d th tr t. r pd l

n r t d n :4 T P bl D n, l d t z d   th tr t. r pd l n r t d n 20 20 :4 T P bl D n, l d t z d http:.h th tr t. r pd l 2 0 x pt n f t v t, f f d, b th n nd th P r n h h, th r h v n t b n p d f r nt r. Th t v v d pr n, h v r, p n th pl v t r, d b p t r b R

More information

Winery13 CALPELLA DIS N11M-GE1 Schematics ufcpga Mobile Arrandale Intel Ibex Peak-M REV : A00

Winery13 CALPELLA DIS N11M-GE1 Schematics ufcpga Mobile Arrandale Intel Ibex Peak-M REV : A00 Winery LPELL I NM-GE chematics ufpg Mobile rrandale Intel Ibex Peak-M 00-0- REV : 00 : Nopop omponent UM : Pop when schematic is UM I : Pop when schematic is I Wistron orporation F,, ec., Hsin

More information

Preface. Notebook Computer W230ST. Service Manual. Preface

Preface. Notebook Computer W230ST. Service Manual. Preface W0T Preface Notebook omputer W0T ervice Manual Preface I Preface Notice The company reserves the right to revise this publication or to change its contents without notice. Information contained herein

More information

NHT Pro. A20 Digital Meter. From Low. Voltage 3 R814. Power 3. Supply. From Left Power Amp. From. Rigjht 2. Amp R810 4.

NHT Pro. A20 Digital Meter. From Low. Voltage 3 R814. Power 3. Supply. From Left Power Amp. From. Rigjht 2. Amp R810 4. igital Meter R0.K V 0 0.UF U0 R 0 V R0 K 0 0.uF 0.V R9 R K K V V V 0 09 0 N0 0UF/V Low 0UF/V 00UF/V R R 00K 00K 0 pf Left N0 0 N N 0 VR0 0K 0 0.uF R 0M 0 0.uF k U0 9 0 V0 0.uF N0 V PI 0 09 R R 0 SPL GREEN

More information

XO2 DPHY RX Resistor Networks

XO2 DPHY RX Resistor Networks PHY_0_P_RX PHY_0_N_RX [] [] R R LP_0_P_RX HS_0_P_RX HS_0_N_RX LP_0_N_RX PHY_LK0_P_RX PHY_LK0_N_RX PHY_LK_P_RX PHY_LK_N_RX [] [] [] [] R R6 R8 R0 LP_LK0_P_RX HS_LK0_P_RX HS_LK0_N_RX LP_LK0_N_RX LP_LK_P_RX

More information

THE UNIVERSITY OF NEWCASTLE University Drive Callaghan NSW 2308 Australia

THE UNIVERSITY OF NEWCASTLE University Drive Callaghan NSW 2308 Australia MicroL MicroLon.Sch Timers_nalog Timers_nalog.Sch IO ufferingsch IO uffering.sch Power Supply Power Supply.Sch Mitsubishi ackplane oard ate: THE UNIVERSITY OF NEWSTLE University rive allaghan NSW 0 ustralia

More information

PCB NO. DM205A SOM-128-EX VER:0.6

PCB NO. DM205A SOM-128-EX VER:0.6 V. M0 M M M M M M M MQM0 MQS0N MQS0P M M M0 M M M M M MQM MQSN MQSP U RM R0 Q00 M0 U Q0 M T Q0 M R Q0 M U Q0 M U Q0 M T Q0 M T Q0 M T M0 M U QS0N M U QS0P M0 M W0 Q0 M W Q0 M V0 Q0 M U0 Q M W Q W Q 0 V

More information

+3.3V PRE_EMPH_0 DIST_GAIN_1 -JTAG_EMU JTAG_TMS -JTAG_TRST JTAG_TCLK JTAG_TDO PA_MUTE JTAG_TDI TCK TRST EMU VDDEXT1 TMS ADSP21375 GND31 GND7 GND32

+3.3V PRE_EMPH_0 DIST_GAIN_1 -JTAG_EMU JTAG_TMS -JTAG_TRST JTAG_TCLK JTAG_TDO PA_MUTE JTAG_TDI TCK TRST EMU VDDEXT1 TMS ADSP21375 GND31 GND7 GND32 REV Eng ate: Revision escription C E F ECN# JT_TI JT_TO JT_TRT JT_TCLK JT_TM JT_EMU P_MUTE PRE_EMPH_0 IT_IN_.V 0 9 9 0 9 9 0 9 90 0.V C 0 9 0 0 0 9 9 0 9 REET 0 C C C0 C C9 HEET INEX ECRIPTION URT_TX R.V

More information

Headers for all pins sorted by pin no. (unpopulated) TSX-1001 Cortex-M0. Oscillator 44MHz

Headers for all pins sorted by pin no. (unpopulated) TSX-1001 Cortex-M0. Oscillator 44MHz V V Way type onnector US Type onnector x.v.v Regulators Headers for all pins sorted by pin no. (unpopulated) Prototyping area with power and GNs (unpopulated) RS Transceiver US to Serial onverter Expansion

More information

core Tiny6410.sch DM9000 DM9000-etc.sch AC97 AC97-etc.sch USB HUB USB-HUB.sch Tiny6410SDK 1103

core Tiny6410.sch DM9000 DM9000-etc.sch AC97 AC97-etc.sch USB HUB USB-HUB.sch Tiny6410SDK 1103 core Tiny0.sch M000 M000-etc.sch -etc.sch US HU US-HU.sch Tiny0SK 0 M_ VV V V V V V V V V V VN VSYN VLK VUS OTGI OTGM OTGP IN0 S_LK S_n S_T0 S_T OUT0 INT INT INT RST ( 红色 ) Tiny0 Tiny0 P Power Supply S

More information

AS1117M3 or LM1117MPX-ADJ ADJ. C20 0.1uF + C56. + C57 10uF. 10 uf R K 1% R18 GND 10.0K 1%

AS1117M3 or LM1117MPX-ADJ ADJ. C20 0.1uF + C56. + C57 10uF. 10 uf R K 1% R18 GND 10.0K 1% K POWER SW JP EXTERNL POWER FUSE 0. uf VT 0 uf R SM or LMMPX-J VIN VOUT U 0.0K % J R.K % 0uF REG_V 0 0.uF REG_V J PV PV_US_TGT V_M0X POWER_SELET R0 0Ohm V to V ENTER POSITIVE.

More information

PCLKS SYNCHS PDATS[3:0] PCODES[3:0] STATCLKS CMDCLKS PCLKW SYNCHW PDATW[3:0] PCODEW[3:0] Sheet_2 CMDCLKS STATCLKW CMDDATW STATDATW PDACK[1:0]

PCLKS SYNCHS PDATS[3:0] PCODES[3:0] STATCLKS CMDCLKS PCLKW SYNCHW PDATW[3:0] PCODEW[3:0] Sheet_2 CMDCLKS STATCLKW CMDDATW STATDATW PDACK[1:0] STTTW STTLKW POW[:0] PTW[:0] SYNHW PLKW Sheet_ STTTS STTLKS POS[:0] PTS[:0] SYNHS PLKS Sheet_ Spareates PLKS SYNHS PTS[:0] POS[:0] STTLKS STTTS MLKS MTS Sheet_ PLKW PLKS SYNHW SYNHS PTW[:0] PTS[:0] POW[:0]

More information

VREF XREF=1/A1,1/B2,7/A2 C103 AVDD 0.1U VDDCORE DRVDD VDDIO ENC+ ENC- AIN+ OVR EC2 XREF=2/B2 XREF=2/B2 XREF=2/B2 XREF=2/A1 XREF=1/A1,7/B1 XREF=2/B2

VREF XREF=1/A1,1/B2,7/A2 C103 AVDD 0.1U VDDCORE DRVDD VDDIO ENC+ ENC- AIN+ OVR EC2 XREF=2/B2 XREF=2/B2 XREF=2/B2 XREF=2/A1 XREF=1/A1,7/B1 XREF=2/B2 --00_: RV;E,F,G,H,J,K,L,M,N,P,R V;H,H,J,J,K,K,L,L,M,M,N,N,P,P V;,,,,,,,E,E,F,F,G,G SMOE MOE S EXP EXP EXP0 HIPI HIIPI HIPI HIPI0 EXTFILTER GN_ GN_0 IN- IN+ EN- EN+ VREF V_ES N RY PLK PULK LK SYN SYN SYN

More information

176 5 t h Fl oo r. 337 P o ly me r Ma te ri al s

176 5 t h Fl oo r. 337 P o ly me r Ma te ri al s A g la di ou s F. L. 462 E l ec tr on ic D ev el op me nt A i ng er A.W.S. 371 C. A. M. A l ex an de r 236 A d mi ni st ra ti on R. H. (M rs ) A n dr ew s P. V. 326 O p ti ca l Tr an sm is si on A p ps

More information

Preface. Notebook Computer W370SS. Service Manual. Preface

Preface. Notebook Computer W370SS. Service Manual. Preface W0 Preface Notebook omputer W0 ervice Manual Preface I Preface Notice The company reserves the right to revise this publication or to change its contents without notice. Information contained herein is

More information

Preface. Notebook Computer W355SSQ. Service Manual. Preface

Preface. Notebook Computer W355SSQ. Service Manual. Preface WQ Preface Notebook omputer WQ ervice Manual Preface I Preface Notice The company reserves the right to revise this publication or to change its contents without notice. Information contained herein is

More information

A_SYNCOUT1_P A_SYNCOUT1_N A_SYNCOUT2_P A_SYNCOUT2_N A_SYNCOUT3_P A_SYNCOUT3_N

A_SYNCOUT1_P A_SYNCOUT1_N A_SYNCOUT2_P A_SYNCOUT2_N A_SYNCOUT3_P A_SYNCOUT3_N ate: //00 heet of File: :\User\..\MFO.choc rawn y: NIN_P NIN_N NOUT_P NOUT_N N_N N_P LE OLK_P OLK_N NTROUT_P NTROUT_N IN_P LK_P LK_N NV_P IN_N NV_N VO MFO.choc TK TI TO TK TI TO LK _IN ONE HWP INIT_ M

More information

CLKOUT CLKOUT VCC CLKOUT RESOUT OSCOUT ALE TEST AD0 66 AD2 INT0 INT0 AD INT1 AD INT2/INTA0 AD5 AD7 AD7 INT AD8 AD8 AD10

CLKOUT CLKOUT VCC CLKOUT RESOUT OSCOUT ALE TEST AD0 66 AD2 INT0 INT0 AD INT1 AD INT2/INTA0 AD5 AD7 AD7 INT AD8 AD8 AD10 I U N R 00K RSIN* RST S N.0u Y LK TP RP K L TP USY INT0 INT RISMINT P.0 P. P. P. P. P. P. RY OL RX0 TX0 T P.0 P. P. P. S* S* S* S* RROR* SLK U LKIN LKOUT LKOUT LKIN LKOUT OSOUT 0 OSOUT L L RSIN* L 0 0

More information

HF SuperPacker Pro 100W Amp Version 3

HF SuperPacker Pro 100W Amp Version 3 HF SuperPacker Pro 00W mp Version Revised 0 0 V Stamps KOOR This is the third generation HF SuperPacker Pro 00W Version home construction project offered by HF Projects. This is a group construction project

More information

CHELSEA DJ2 CP UMA Schematics Document Arrandale Intel PCH REV : A00

CHELSEA DJ2 CP UMA Schematics Document Arrandale Intel PCH REV : A00 HELE J P UM chematics ocument rrandale Intel PH 00-0- REV : 00 Y : Nopop omponent HMI : Pop for HMI function GIG : Pop for GIG LN 0/00 : Pop for 0/00 LN OM : Nopop for OM option for OM Wistron orporation

More information

T h e C S E T I P r o j e c t

T h e C S E T I P r o j e c t T h e P r o j e c t T H E P R O J E C T T A B L E O F C O N T E N T S A r t i c l e P a g e C o m p r e h e n s i v e A s s es s m e n t o f t h e U F O / E T I P h e n o m e n o n M a y 1 9 9 1 1 E T

More information

CONTENTS: REVISION HISTORY: NOTES:

CONTENTS: REVISION HISTORY: NOTES: ONTENTS: PGE - ONTENTS PGE - POWER, XOS PGE - SI, SI, JTG PGE - S/eMM, US, HMI, GPIO, OMPOSITE PGE - SOIMM REVISION HISTORY: V.0 - /0/0 NOTES: These reduced schematics omit core SMPS and LPR circuitry

More information

Th pr nt n f r n th f ft nth nt r b R b rt Pr t r. Pr t r, R b rt, b. 868. xf rd : Pr nt d f r th B bl r ph l t t th xf rd n v r t Pr, 00. http://hdl.handle.net/2027/nyp.33433006349173 P bl D n n th n

More information

P a g e 5 1 of R e p o r t P B 4 / 0 9

P a g e 5 1 of R e p o r t P B 4 / 0 9 P a g e 5 1 of R e p o r t P B 4 / 0 9 J A R T a l s o c o n c l u d e d t h a t a l t h o u g h t h e i n t e n t o f N e l s o n s r e h a b i l i t a t i o n p l a n i s t o e n h a n c e c o n n e

More information

n

n p l p bl t n t t f Fl r d, D p rt nt f N t r l R r, D v n f nt r r R r, B r f l. n.24 80 T ll h, Fl. : Fl r d D p rt nt f N t r l R r, B r f l, 86. http://hdl.handle.net/2027/mdp.39015007497111 r t v n

More information

AS1117M3 or LM1117MPX-ADJ REG_VDD ADJ. C20 0.1uF U6. + C57 10uF R K 1% GND 3.92K 1%

AS1117M3 or LM1117MPX-ADJ REG_VDD ADJ. C20 0.1uF U6. + C57 10uF R K 1% GND 3.92K 1% K POWER SW JP EXTERNL POWER FUSE 0. uf VT + 0 uf SM or LMMPX-J REG_V VIN VOUT + 0uF 0 0.uF U R 0.0K % J R.K % REG_V J PV PV_US_TGT V_M0X POWER_SELET R0 0Ohm V to V ENTER POSITIVE.

More information

N61Jv SCHEMATIC Revision 2.0

N61Jv SCHEMATIC Revision 2.0 YTEM PE REF. PE ontent lock iagram ystem etting PU()_MI,PE,FI,LK,MI PU()_R PU()_F,RV, PU()_PWR PU()_XP R OIMM_0 R OIMM_ R _Q VOLTE VI controller 0 PH_IEX()T,IH,RT,LP PH_IEX()_PIE,LK,M,PE PH_IEX()_FI,MI,Y

More information

4 4 N v b r t, 20 xpr n f th ll f th p p l t n p pr d. H ndr d nd th nd f t v L th n n f th pr v n f V ln, r dn nd l r thr n nt pr n, h r th ff r d nd

4 4 N v b r t, 20 xpr n f th ll f th p p l t n p pr d. H ndr d nd th nd f t v L th n n f th pr v n f V ln, r dn nd l r thr n nt pr n, h r th ff r d nd n r t d n 20 20 0 : 0 T P bl D n, l d t z d http:.h th tr t. r pd l 4 4 N v b r t, 20 xpr n f th ll f th p p l t n p pr d. H ndr d nd th nd f t v L th n n f th pr v n f V ln, r dn nd l r thr n nt pr n,

More information

Preface. Notebook Computer WA50SFQ. Service Manual. Preface

Preface. Notebook Computer WA50SFQ. Service Manual. Preface W0FQ Preface Notebook omputer W0FQ ervice Manual Preface I Preface Notice The company reserves the right to revise this publication or to change its contents without notice. Information contained herein

More information

L13X DAUGHTER CARDS TABLE OF CONTENTS REV SL NO. TABLE OF CONTENTS VERSION VERSION HISTORY BLOCK DIAGRAM 4 UART-0 INTERFACE

L13X DAUGHTER CARDS TABLE OF CONTENTS REV SL NO. TABLE OF CONTENTS VERSION VERSION HISTORY BLOCK DIAGRAM 4 UART-0 INTERFACE LX UGHTER RS TLE OF ONTENTS SL NO. ONTENTS PGE NO REV TLE OF ONTENTS VERSION HISTORY VERSION.0.. LOK IGRM URT-0 INTERFE N US INTERFE URT INTERFE PROFI US & SOFT IR INTERFE SOFT URTS REV NO. NTURE OF HNGE

More information

22 t b r 2, 20 h r, th xp t d bl n nd t fr th b rd r t t. f r r z r t l n l th h r t rl T l t n b rd n n l h d, nd n nh rd f pp t t f r n. H v v d n f

22 t b r 2, 20 h r, th xp t d bl n nd t fr th b rd r t t. f r r z r t l n l th h r t rl T l t n b rd n n l h d, nd n nh rd f pp t t f r n. H v v d n f n r t d n 20 2 : 6 T P bl D n, l d t z d http:.h th tr t. r pd l 22 t b r 2, 20 h r, th xp t d bl n nd t fr th b rd r t t. f r r z r t l n l th h r t rl T l t n b rd n n l h d, nd n nh rd f pp t t f r

More information

4 8 N v btr 20, 20 th r l f ff nt f l t. r t pl n f r th n tr t n f h h v lr d b n r d t, rd n t h h th t b t f l rd n t f th rld ll b n tr t d n R th

4 8 N v btr 20, 20 th r l f ff nt f l t. r t pl n f r th n tr t n f h h v lr d b n r d t, rd n t h h th t b t f l rd n t f th rld ll b n tr t d n R th n r t d n 20 2 :24 T P bl D n, l d t z d http:.h th tr t. r pd l 4 8 N v btr 20, 20 th r l f ff nt f l t. r t pl n f r th n tr t n f h h v lr d b n r d t, rd n t h h th t b t f l rd n t f th rld ll b n

More information

KEIm Baseboard. PAGE DESCRIPTION 1 Block Diagram, History 2 SoM Connector. 3 LCD Connector. 4 Ethernet. 5 UART 6 Analog 7 Peripheral 8 Power

KEIm Baseboard. PAGE DESCRIPTION 1 Block Diagram, History 2 SoM Connector. 3 LCD Connector. 4 Ethernet. 5 UART 6 Analog 7 Peripheral 8 Power KEIm aseboard REV TE PGES ESRIPTION.0.0 Oct//0 ll INITIL REVISION RELESE..0 Feb//0 ll MP REVISION RELESE PGE ESRIPTION lock iagram, History SoM onnector L onnector Ethernet URT nalog Peripheral Power KONO

More information

PCBA Rev 80.L9581G001 PCBA P/N: PCB P/N: PCB Rev 00.L9581G001. Title Content Size Document Number Rev C. A Date: Tuesday, December 15, 2009 FLD1.

PCBA Rev 80.L9581G001 PCBA P/N: PCB P/N: PCB Rev 00.L9581G001. Title Content Size Document Number Rev C. A Date: Tuesday, December 15, 2009 FLD1. ontent : P0_ontent P0_lock_iagram P0_FPG_I/O_ P0_FPG_I/O_ P0_FPG_Power&Memory P0_External_onnector P0_M_REG P0_I_Level_Shift P0_MU P0_Power pprover Jim esigner enson rawer enson P P/N: P Rev 0.LG00 P P/N:

More information

NTCA2 2 LA6A JA6 CYA6 ACL3 VAA3 DA48 CYA19 LA6B DA45 CTA4B DA46 CTA5B G2 CTA3B RA135 QA6 RA144 CNA5 CNA6 VO-B1 S12VA SGND SGND GATE

NTCA2 2 LA6A JA6 CYA6 ACL3 VAA3 DA48 CYA19 LA6B DA45 CTA4B DA46 CTA5B G2 CTA3B RA135 QA6 RA144 CNA5 CNA6 VO-B1 S12VA SGND SGND GATE L Y Y N 0 F F L X V L X N L L L N Y Y NT L NT J L PV -T L L Y Y V L X N L N VM 0 0 J0 PN J PN PN J PN PN PN PN V VM 0 F P V V N (-) (+) (+) (-) L 0 0 0 0 0 0 0 0 0 0 L L T Q T T T Q + F Y Y 0 V/N N/VP

More information

RTL8211DG-VB/8211EG-VB Schematic

RTL8211DG-VB/8211EG-VB Schematic RTL8G-V/8EG-V Schematic REV..8 Page Index. Page. PHY. MI. M. Power. History RTL8G/8EG Size ocument Number Rev.8 TITLE PGE ate: Sheet of External clock and rystal RTL8G/8EG GMII/RGMII Interface LK_M ENSWREG

More information

Th n nt T p n n th V ll f x Th r h l l r r h nd xpl r t n rr d nt ff t b Pr f r ll N v n d r n th r 8 l t p t, n z n l n n th n rth t rn p rt n f th v

Th n nt T p n n th V ll f x Th r h l l r r h nd xpl r t n rr d nt ff t b Pr f r ll N v n d r n th r 8 l t p t, n z n l n n th n rth t rn p rt n f th v Th n nt T p n n th V ll f x Th r h l l r r h nd xpl r t n rr d nt ff t b Pr f r ll N v n d r n th r 8 l t p t, n z n l n n th n rth t rn p rt n f th v ll f x, h v nd d pr v n t fr tf l t th f nt r n r

More information

INDEX/ RESET& EEPROM JINPIN ELECTRICAL COMPANY LTD.ZHUHAI.S.E.Z SF_CE SF_SO SF_CLK SF_SI SF_CE SF_SO SF_CLK SF_SI PC_SCL PC_SDA SCL SDA RST

INDEX/ RESET& EEPROM JINPIN ELECTRICAL COMPANY LTD.ZHUHAI.S.E.Z SF_CE SF_SO SF_CLK SF_SI SF_CE SF_SO SF_CLK SF_SI PC_SCL PC_SDA SCL SDA RST N Updata /N P. R.K R 00 R 00 R.K P_SL P_S V R K SF_E U PMVF00 E SO WP VSS V HOL SK SI SF_LK V 0.UF/V SF_E SF_LK P_SL P_S SL S V SL' S' SF_E SF_LK P_SL P_S SL S V SL' S' U T 0 V WP SL S SL' S' 0.UF/V R

More information

:3 2 D e c o de r S ubs ys te m "0 " One "1 " Ze ro "0 " "0 " One I 1 "0 " One "1 " Ze ro "1 " Ze ro "0 " "0 "

:3 2 D e c o de r S ubs ys te m 0  One 1  Ze ro 0  0  One I 1 0  One 1  Ze ro 1  Ze ro 0  0 dvanced igital Logic esign EES 303 http://ziyang.eecs.northwestern.edu/eecs303/ 5:32 decoder/demultiplexer Teacher: Robert ick Office: L477 Tech Email: dickrp@northwestern.edu Phone: 847 467 2298 \EN 5:32

More information

Preface. Notebook Computer P775DM2 (-G) Service Manual. Preface

Preface. Notebook Computer P775DM2 (-G) Service Manual. Preface PM (-) Preface Notebook omputer PM (-) ervice Manual Preface I Preface Notice The company reserves the right to revise this publication or to change its contents without notice. Information contained

More information

REVISION HISTORY DESCRIPTION INITIAL SCHEMATIC AIY REMOVED ANALOG SWITCHES CHANGED FEEDBACK

REVISION HISTORY DESCRIPTION INITIAL SCHEMATIC AIY REMOVED ANALOG SWITCHES CHANGED FEEDBACK REVISION HISTORY Notes - Unless otherwise noted. Resistances values in Ohms. apacitance values in micrarads (uf). ll 0.uF and 0.0uF capactors are decoupling and should be placed near the I they are shown

More information

PCIE*16. Ivy Bridge PROCESSOR rpga988b <=8" VCORE,VGFX_CORE B.Schematic Diagrams FDI DMI*4 <=8" <=8" PantherPoint Controller Hub (PCH)

PCIE*16. Ivy Bridge PROCESSOR rpga988b <=8 VCORE,VGFX_CORE B.Schematic Diagrams FDI DMI*4 <=8 <=8 PantherPoint Controller Hub (PCH) chematic iagrams ystem Block iagram UIO BOR PHONE JK x, UB x P0 O BOR P0EM hief River ystem Block iagram V,V HEET 0 V,.V,V,V,.V P0 LIK & F/P BOR POWER LE BOR Function LE BOR Indicatory LE BOR MXM.0 ep

More information

S08P-LITE. 1 Title Page 2 Block Diagram 3 MCU & Arduino Headers 4 OSBDM & Power Supply 5 On-board Peripherials S08P-LITE. 23-Jun-17. V3.

S08P-LITE. 1 Title Page 2 Block Diagram 3 MCU & Arduino Headers 4 OSBDM & Power Supply 5 On-board Peripherials S08P-LITE. 23-Jun-17. V3. Title Page lock iagram MU & rduino Headers OSM & Power Supply On-board Peripherials Revisions Rev escription ate -Jun- V.0 -Feb- pproved Microcontroller Product Group 0 William annon rive West ustin, T

More information

A L A BA M A L A W R E V IE W

A L A BA M A L A W R E V IE W A L A BA M A L A W R E V IE W Volume 52 Fall 2000 Number 1 B E F O R E D I S A B I L I T Y C I V I L R I G HT S : C I V I L W A R P E N S I O N S A N D TH E P O L I T I C S O F D I S A B I L I T Y I N

More information

C107 C108 C uF/10V Ta. 10uF/10V Ta. 100nF. 100nF. 100nF C106 C111 C110 VCC VCC AVCC (AD0)PA0 (AD1)PA1 (AD2)PA2 (AD3)PA3 (AD4)PA4 (AD5)PA5

C107 C108 C uF/10V Ta. 10uF/10V Ta. 100nF. 100nF. 100nF C106 C111 C110 VCC VCC AVCC (AD0)PA0 (AD1)PA1 (AD2)PA2 (AD3)PA3 (AD4)PA4 (AD5)PA5 ate: may 0 Kiad.... ize: Id: / RPIVR alarm v. File: rpialarm.sch heet: / pittnerovi.com P0 P P 0 P0 PI VR_ IRQ IRQ VR_ V R0 00k RFM_IRQ PWM LOOP LOOP0 comm comm.sch 00uF/.V R0 00k V VR_ K VR_ V V RT P0

More information

Vr Vr

Vr Vr F rt l Pr nt t r : xt rn l ppl t n : Pr nt rv nd PD RDT V t : t t : p bl ( ll R lt: 00.00 L n : n L t pd t : 0 6 20 8 :06: 6 pt (p bl Vr.2 8.0 20 8.0. 6 TH N PD PPL T N N RL http : h b. x v t h. p V l

More information

D t r l f r th n t d t t pr p r d b th t ff f th l t tt n N tr t n nd H n N d, n t d t t n t. n t d t t. h n t n :.. vt. Pr nt. ff.,. http://hdl.handle.net/2027/uiug.30112023368936 P bl D n, l d t z d

More information

DEL 15SBGV2 SHARK BAY PGA D USB BOARD (6L) VRAM. Samsung K4W2G1646E-BC1A (E-die) HP P/N: Mx16 DDR3 8pcs (2G) IEC P/N: 6019B

DEL 15SBGV2 SHARK BAY PGA D USB BOARD (6L) VRAM. Samsung K4W2G1646E-BC1A (E-die) HP P/N: Mx16 DDR3 8pcs (2G) IEC P/N: 6019B 0dc0ca0f0a000e000 F THI RW N PEIFITION,HERE,RE THE PROPERTY OF VENTE ORPORTION N HLL NOT E REPOUE,OPIE,OR UE WHOLE OR PRT THE I FOR THE MNUFTURE OR LE OF ITEM WITH WRITTEN PERMIION,VENTE ORPORTION, LL

More information

20-JUNE-14 SCHEMATIC HSC REV. DRAWING NO.

20-JUNE-14 SCHEMATIC HSC REV. DRAWING NO. THI RWING I THE PROPERTY OF NLOG EVIE IN. IT I NOT TO E REPROUE OR OPIE, IN WHOLE OR IN PRT, OR UE IN FURNIHING INFORMTION TO OTHER, OR FOR NY OTHER PURPOE ETRIMTL TO THE INTERET OF NLOG EVIE. THE EQUIPMT

More information

C uF T16 VDD T15 TMS TMS MCU_PORT_VDD T14 TDO TDO T13 JCOMP JCOMP PF3 T12 PF3 T11 VDDE3 5.0V PF4 T10 PF4 PJ5 PJ5 PF6 PF6 PF9 PF9 5.0V 5.

C uF T16 VDD T15 TMS TMS MCU_PORT_VDD T14 TDO TDO T13 JCOMP JCOMP PF3 T12 PF3 T11 VDDE3 5.0V PF4 T10 PF4 PJ5 PJ5 PF6 PF6 PF9 PF9 5.0V 5. Size FSM No. WG No. Rev of 9 Galen Street Floor M 0 US MP0EMO Schematic -- MU and Symbol V V P P P P P 9 P0 0 P P P P0 VE V REFYP V P PK P P P 9 P 0 P0 P P P V P P P P9 P P P0 P P 9 P 0 P P P9 P P P P

More information

AXM88180-EVB-RTL8211E-1 SMDK2440 Demo Board Schematic Index

AXM88180-EVB-RTL8211E-1 SMDK2440 Demo Board Schematic Index XM0-EV-RTLE- SMK0 emo oard Schematic Index Page : Schematic Index (This Page) Page : RTLE GigaPHY MHz rystal RJ- Transformer Page : Host Interface onnector Power Page : History Page : X0 EEPROM Note:.Please

More information

Humanistic, and Particularly Classical, Studies as a Preparation for the Law

Humanistic, and Particularly Classical, Studies as a Preparation for the Law University of Michigan Law School University of Michigan Law School Scholarship Repository Articles Faculty Scholarship 1907 Humanistic, and Particularly Classical, Studies as a Preparation for the Law

More information

ACER_BAP31 MAIN BOARD INVENTEC ACER_JM31 CODE EE DATE POWER DATE DRAWER DESIGN CHECK RESPONSIBLE TITLE

ACER_BAP31 MAIN BOARD INVENTEC ACER_JM31 CODE EE DATE POWER DATE DRAWER DESIGN CHECK RESPONSIBLE TITLE ER_P MIN OR 00.. Tuesday, March 0, 00 TE HNE NO. X0 REV EE TE POWER TE RWER EIN HEK REPONILE IZE= VER: FILE NME: XXXX-XXXXXX-XX P/N XXXXXXXXXXXX INVENTE ER_JM OE IZE O.NUMER REV --00-L X0 X0 HEET . chematic

More information

XBee Wi-Fi Dev Kit Block Diagram Socketed Through-hole Variant PART NO O c Digi International Inc. 6. Disconnect switches

XBee Wi-Fi Dev Kit Block Diagram Socketed Through-hole Variant PART NO O c Digi International Inc. 6. Disconnect switches 0 Xee Wi-i or Xee Z isconnect switches ar raph river ar raph U-to-serial converter U onnector Vibration Motor Power upply Input:.V to V Output:.V PWM-to-frequency converter circuit uzzer (kz) arrel ack

More information

PTN3356 Evaluation and Applicaiton Board Rev. 0.10

PTN3356 Evaluation and Applicaiton Board Rev. 0.10 E PTN Evaluation and pplicaiton oard Rev. 0.0 REVISION STORY : ------------------------------------- 0. June 0, 0 - ase on PTN_ONLY_REV.SN 0. July, 0 - OM changes due to long lead time items, LEs 0. July,

More information

Block Diagram SGTL5000 PG. 3. Power PG. 8. Communication PG.6. I2S Signals PG.7. Analog Inputs PG.4. Analog Outputs PG.5.

Block Diagram SGTL5000 PG. 3. Power PG. 8. Communication PG.6. I2S Signals PG.7. Analog Inputs PG.4. Analog Outputs PG.5. lock iagram I R Select I/SPI Mode Select MLK Source ommunication PG. US to I/SPI IS Signals PG. nalog Inputs PG. IS Interface Line-In / Microphone nalog Outputs PG. Headphone SGTL PG. igital Header P PSI

More information

U1-1 R5F72115D160FPV

U1-1 R5F72115D160FPV pf R NF_ X MHz, pf ON_XTL ON_EXTL R R NF_,,,, R NF_ R NF_ R R,,,, M M M_LK M_LK SEMn TI TMS TK TRSTn K R K R K R K R EXTL XTL M M M_LK M_LK TESTM SEMn TI TMS_WTX TK_WSK TRSTn_WRX U- RFFPV VREF VREFVSS

More information

+18VL. 220uf 25V. 0.1u C10UF. 100k AGND LEFT_OUT_+VE R19 22R -18VL. C9 150pF +18VL LEFT_OUT_-VE R uf 25V 22R

+18VL. 220uf 25V. 0.1u C10UF. 100k AGND LEFT_OUT_+VE R19 22R -18VL. C9 150pF +18VL LEFT_OUT_-VE R uf 25V 22R RVIION ROR O NO: PPROV: T: VL LFT_IN_V Pt Q 0 Q R Q 0 R Q 0nf Q 0 N W R 0 00 0k Pt R 00 R R k R W R 00 0 00u W 00pf u R 00k N Q J u 0 Q Q 0 0.u 0UF 0uf V R 00k N R R LFT_OUT_V Notes: Use either Q/Q or

More information

ZCRMZN00100KITG. Crimzon Development Board Kit. Product User Guide. Introduction. Kit Contents. Applying Power to Development Board

ZCRMZN00100KITG. Crimzon Development Board Kit. Product User Guide. Introduction. Kit Contents. Applying Power to Development Board ZRMZN0000KITG rimzon evelopment oard Kit PUG000-0 Product User Guide Introduction Zilog s ZRMZN0000KITG rimzon evelopment oard Kit is designed for use as a target with the rimzon In-ircuit Emulator (ZRMZNIE0ZEMG).

More information

05 - Adaptacion Puerto Serie RXD_UC R35 0 DTR_UC R36 0 RI_UC Adaptacion Puerto Serie Señalizacion GSM R37 0 INFO_NETLIGHT R38 0

05 - Adaptacion Puerto Serie RXD_UC R35 0 DTR_UC R36 0 RI_UC Adaptacion Puerto Serie Señalizacion GSM R37 0 INFO_NETLIGHT R38 0 0 - limentacion 0 - onector Externo 0 - daptacion Puerto Serie 0 - Modem SIM00 TT_VOLTGE VN_ TX TX_U RX_GSM RX_GSM HRGE_STTUS P. RX RX_U TX_GSM TX_GSM ST_ ST_ P. P. P. P. R 0 R 0 TR_U RI_U TR_GSM TR_GSM

More information

Berry DG15 Discrete/UMA Schematics Document Arrandale Intel PCH REV : A00

Berry DG15 Discrete/UMA Schematics Document Arrandale Intel PCH REV : A00 erry G iscrete/um chematics ocument rrandale Intel PH 00-0-0 REV : 00 :None Installed UM:UM platform installed PRK:I PRK platform installed M9:I M9 platform installed VRM_G:VRM M* installed olay :Manual

More information

828.^ 2 F r, Br n, nd t h. n, v n lth h th n l nd h d n r d t n v l l n th f v r x t p th l ft. n ll n n n f lt ll th t p n nt r f d pp nt nt nd, th t

828.^ 2 F r, Br n, nd t h. n, v n lth h th n l nd h d n r d t n v l l n th f v r x t p th l ft. n ll n n n f lt ll th t p n nt r f d pp nt nt nd, th t 2Â F b. Th h ph rd l nd r. l X. TH H PH RD L ND R. L X. F r, Br n, nd t h. B th ttr h ph rd. n th l f p t r l l nd, t t d t, n n t n, nt r rl r th n th n r l t f th f th th r l, nd d r b t t f nn r r pr

More information

Block Diagram. Level Translators USB ICSP. Ethernet PoE. Atmega 32U4. 16MHz. User button Reset 32U4. Headers. Reset. Wi-Fi Module. Leds.

Block Diagram. Level Translators USB ICSP. Ethernet PoE. Atmega 32U4. 16MHz. User button Reset 32U4. Headers. Reset. Wi-Fi Module. Leds. lock iagram Ethernet PoE Level Translators SPI HNSHKE URT tmega U US ISP MHz User button Leds Wi-Fi Module U GPIO Headers micros US US Host MHz lock iagram Size ocument Number Rev Yun ate: Thursday, January,

More information

PowerIn Connector to Power Modules

PowerIn Connector to Power Modules LLPWM[:0] PLOK[:0] PULPWM RWR TM TRRV W[:0] S[:0] Sheet_ Sheet_ Sheet_ PULPWM LLPWM[:0] LL[:0] GT[:0] PWMto LL[:0] PULSR nalogsignalproc PULSR LL[:0] TTRIG[:0] TTRIG[:0] S[:0] W[:0] TRRV TM RWR NGT STTN

More information

USBF USBF.prj. Title: Section: USBF-01. B Designer: Brian Ashelin Date: COMMUNICATIONS COMMUNICATIONS ADC ADC INPUT VCA 4 PAGE 7 PAGE 1 PAGE 5 PAGE 2

USBF USBF.prj. Title: Section: USBF-01. B Designer: Brian Ashelin Date: COMMUNICATIONS COMMUNICATIONS ADC ADC INPUT VCA 4 PAGE 7 PAGE 1 PAGE 5 PAGE 2 INPUT V INPUT V PGE PGE OMMUNITIONS OMMUNITIONS PGE INPUT V INPUT V PGE INPUT V INPUT V PGE POWER ISTRIUTION POWER ISTRIUTION PGE INPUT V INPUT V PGE LOK ISTRIUTION LOK ISTRIUTION PGE USF USF.prj 0th ve.

More information

Preface. Notebook Computer W330SU2. Service Manual. Preface

Preface. Notebook Computer W330SU2. Service Manual. Preface W0U Preface Notebook omputer W0U ervice Manual Preface I Preface Notice The company reserves the right to revise this publication or to change its contents without notice. Information contained herein

More information

Desired Part Placement. Max current set to 3A (motor Drive is 2.5A) SCI-DRV8814-MVK Mike Claassen B1 Dawn Ritz 40V. VDC_In GND. Board Test Points TP1

Desired Part Placement. Max current set to 3A (motor Drive is 2.5A) SCI-DRV8814-MVK Mike Claassen B1 Dawn Ritz 40V. VDC_In GND. Board Test Points TP1 SI_x_NLG_H_[:] P P SI_x_SPI_MISO SI_x_SPI_MOSI SI_x_SPI_LK SI_x_SPI_S FE/SI_OM_ FE/SI_OM_ FE/SI_OM_ FE/SI_OM_ SI_x_NLG_H_ SI_x_NLG_H_ SI_x_NLG_H_ SI_x_NLG_H_ SI_x_NLG_H_ SI_x_NLG_H_ SI_x_NLG_H_ SI_x_NLG_H_

More information