INTEL PINETRAIL Platform F10T. Notes: Version : A Drawing by :Wain

Size: px
Start display at page:

Download "INTEL PINETRAIL Platform F10T. Notes: Version : A Drawing by :Wain"

Transcription

1 over sheet LOK_IRM MU_&_IRQ_ROUTIN POWER_ON_EQUENE POWER_lock POWER_UET POWER_EQUENE LOK_EN PU PU N N N N N N R_OIMMO R_TEMINTION L_ON RT IHM IHN IHM IHM U_PORT H MINIR MOEM ON LN RIHO RIHO RU L OE UIO P@JK RT POWER K_ PU FN INTEL PINETRIL Platform FT Version : rawing by : Notes: Part Value Prefix : "POP=N" means nopop Net Value postfix : "#" means Low ctive th floor,lock K, Haicang istrict,xiamen,hina, <> over sheet ate: Wednesday, November, of

2 J J I N MX. F FN F FN OUT I TH-N-IN-N N P sodn.uf N.uF N.uF N.uF N R K _N H _N H _V WUR-T F _V_U F OUT _N _U_PN _U_PP _U_O# _V E E E E uf N _N fn NF _N R RN R k RN _U_O# NF F N E _N E _N U Port R RN LOE U_INLE_VERT _V_U N + P uf PN-P NF MH MH _U_PP _U_PN N FIL UN FIL_PX-L m R RN UP _N U_P U_N UP _N VU _N _PLU N E N E N E _MINU N N E MRMZR- TH-U-XP-N LOE U_INLE_VERT _N _N <> ocument Number <oc> ate: Wednesday, November, of

3 LOK IRM LK_PU_LK#,LK_PU_LK ystem Power O FN K THERML I Intel LK_MH_LK#,LK_MH_LK REFLK#,REFLK REFLK#,REFLK LK_MH_PLL#,LK_MH_PLL.MHz lock en LK_PIE LK_ LK_TPMPI LK_KPI PU Power IL /IL hipset Power PW RT LV R.. LV Pineview-M R- O IMM LK_LN R Power PW Hard isk T MI X.KHz MHz Tiger point U. U. LK_IH LK_IHPI LK_U LK_PIE_T#,LK_PIE_T LK_PIE_IH#,LK_PIE_IH U RT PIE harger IL / ontrol and ischarge U.MHz LK_KPI.KHz K LP U TM zalia PI-E U MINI R LN MHz IO&E K TOUH P udio odec Modem odec th floor,lock K, Haicang istrict,xiamen,hina, LK_zalia <> lock iagram ate: Wednesday, November, of

4 POWER ON EQUENE IN ircuit P: +V_P_IN +V IN POWW# T att P: harger ircuit P: +V_P_OUT +VT tartup ircuit P: +V. +V shutdown Power control P: +V. +V +V. +V ystem VR Monitors +V.,+V, +V.,+V. P: +V_ RMRT#_PWR K P: elay ms MONOFF# LP_# +V. R VR P: +V. shutdown Power control.v VR P: +V P: +V. +V +V. +V. +V. +V. +V. +V_ORE IMVP VR P:.V VR P: LP_# LP_# R_VR_PWR LP_# IMVP_VR_ON ELY_VR_PWROO N N LL_Y_VRPWR IMVP_VR_ON N # # PMRMRT# a PWROK VRMPWR PM_PWRTN# IHM b N P:, +V.(For PLL) +V.(For LV,RT) +V.(For R) +.(VP,MH_ore) PWROK +V.(For ore,pu I/O) +V.(us) +V.(For PI,IE) +V.(For ore,t,pll,) PLT_RT# M P:, H_PURT# H_PWR +V.(For PLL) +V_ore +V. PU P: LK_EN# ystem lock P: th floor,lock K, Haicang istrict,xiamen,hina, <> Power_On_sequence ate: Wednesday, November, of

5 Z Z Y Y X X W V U POWER elivery rchitectural lock iagram W V U T T R Q P O N shut down power PTOR +V_, shut down power R POWER Module +V. shut down power +V. +Vcore +VP +V_PRO othan-lv Vcore:.-.V /? / VP:.V /. / VPLL:.V /. / +V. +V. +V._K R K R Q P O N M L K J I H F E harger TTERY PU VORE POWER Module./.V POWER Module +V. +V_ORE +V. +V. +VP +V_MH +V. +V. +V. +V. MH VP:.V / Vcore:.-.V / VPLLs:.V / VccPIE:.V / VccLV:.V / VccM:.V /, VccLV:.V / VRT:.V / VTV:.V / +V. +V +V. +V +V. +V FMH U luetooth PT zalia/c T M L K J I H F E Z Y X W V U T.V POWER Module +V. +V YTEM POWER Module +V. +V. +V. +V +VP +V. +V. +V. +V. +V +V IH-M VccpPU:.V / Vcore:.V / VPLLs:.V / VccPIE:.V / V.REF:.V / VccPI:.V / VccIE:.V / Vccp:.V / VccpUX(LN):.V / VccU:.V /, VREF:V / VREFU:V /, +V. +V. +V +V. +V +V. +V_ MiniPI ardus L Z Y X W V U T R R Q Q P P O O N N M M L L K K J J I I H H F E F E th floor,lock K, Haicang istrict,xiamen,hina, <> Power_lock ate: Wednesday, November, of

6 POWER RIL ETINTION VOLTE URRENT VORE_PU anias.-.v VP anias.-.v. IHM MontaraM..VM anias (PLL).V. MontaraM(PLL)..VM.V. (ORE, HU, RL) (.,.,.).VM MontaraM.V. (LV,, VO) (.,.,.) IHM (ORE)..V MontaraM.V. (R, LVIO) (.,.) R RM.(Idle). (Run Mark) R..V EI..VM R RM.V..V IHM (LN).V..V EI.V..V IHM (U).V. VM IHM (IO).V. R. MiniPI FWH IO LP K. (Idle) OE. (Idle) LK EN. LV. V IHM (LN).V. R MiniPI EM. PMI V V VM V V IHM MP ROM H INT K/ INT M INVERTER PMI V IHM U (U).V.. (Idle). (Run). (Idle).~.(Run). (Idle). (Run). U (Idle). (Run) PMUV PMUV PMU I_.. th floor,lock K, Haicang istrict,xiamen,hina, <> Power_udget ate: Wednesday, November, of

7 +V. TME/PI- R k R_EN/PI- R k R k R k R k ITP_EN/PIF- R k PF PF XOUT XIN X X XFKH O--.MHZ R LK_IH ualay R k MH_EL LK_PIE_T LK_PIE_T# LK_PE_XP LK_PE_XP# LK_FWHPI LK_PIF_IH LK_ LK_U MH_EL LK_KPI REFLK REFLK# REFLK REFLK# LK_PIE_MINIR LK_PIE_MINIR# LK_MINIR_OE# R R R R R R R R R R R R R R V_LK. TME/PI- PI- R_EN/PI- ITP_EN/PIF- R V_ R F/U R.K V_LK. R R-/OT R R#/OT# V_PLL R-/E R-#/E V_LK. R/T R#/T# V_LK. R R# R R# R#_/R# **R#_/PI- V_PI **R#_/PI- **TME/PI- PI- **R_EN/PI- **ITP_EN/PIF- N_PI V_ **F/U N_ V_IO R-/OT R-#/OT# N_IO V_PLL R-/E R-#/E N_PLL V_PLL_IO R-/T R-#/T# N_R **R#_/R- **R#_/R-# V_R_IO R- R-# N_R R- R-# **R#_/R-# RTMT- TOP LK T **F/TET_EL/REF V_REF Xin Xout N_REF **F/TET_MOE **K_PWR/P# V_PU PU- PU-# N_PU PU- PU-# V_PU_IO REET# R-/PU_ITP R-#/PU_ITP# V_R_IO **R#_F/R- **R#_E/R-# N_R R- R-# V_R **PI_TOP#/R- **PU_TOP#/R-# V_R_IO R-# R- **R#_H/R- R R V_LK. XIN XOUT R V_LK. PU PU# R R# V_LK. R R# V_LK. R# R R#_H/R PF k R R PF MH_EL PU R PU# R V_LK. R R/PU-ITP R R#/PU-ITP R V_LK. R#_F/R R R#_E/R# R R R R R R R R M_LK_,,, M_T_,,, change MH_EL LK_PU_LK LK_PU_LK# LK_MH_LK LK_MH_LK# LK_PIE_LN LK_PIE_LN# LK_PIE_IH LK_PIE_IH# PM_TPPI# PM_TPPU# R k uf VR_PWR_LKEN +V. uf N uf NF NF LYOUT NOTE PLE () PER PIN NF NF NF NF NF NF You an use pin / either as RT/R or as E/E. etails please reference the datasheet V_LK. NF NF NF +V. EL IIN RE R k R k MH_EL MH_EL MH_EL R R k k R k R k R. RN V_ uf N NF R. RN V_PLL uf N NF TRP MOE NO OVERLOKIN TME NORML R ENLE R_EN R ILE ITP ENLE ITP_EN R ENLE TUFF R PULL UP R PULLOWN R PULL UP R PULLOWN R PULL UP R PULLOWN UNTUFF R PULLOWN R PULL UP R PULLOWN R PULL UP R PULLOWN R PULL UP LK_PIF_IH LK_KPI LK_FWHPI LK_U LK_IH pf pf pf pf pf LOK EMI P: EFULT EMPTY th floor,lock K, Haicang istrict,xiamen,hina, <> lock enerator ate: Wednesday, November, of

8 MI_RXP MI_RXN MI_RXP MI_RXN TP LK_PE_XP# LK_PE_XP TP NF F NF F NF H NF N N R R N N K J M L U MI_RXP_ MI_RXN_ MI_RXP_ MI_RXN_ EXP_LKINN EXP_LKINP RV RV RV RV RV_K RV_J RV_M RV_L PINEVIEW_M? REV =. MI MI_TXP_ MI_TXN_ MI_TXP_ MI_TXN_ EXP_ROMPO EXP_IOMPI EXP_RI RV_TP RV_TP RV_K RV_L RV_M RV_N OF? H J L L L N P R R R R R R. K L M N, M_VREF MI_TXP MI_TXN MI_TXP MI_TXN +V., M [..], M #, M #, M #.uf N,,,,,, R. ±% +V. MH_VREF M M M M M M M M M M M M M M M, M WE#, M #, M R# M_# M_# M_KE M_KE M_OT M_OT M_LK_R M_LK_R# M_LK_R M_LK_R# NF R k R R_PRU NF R_PR R_PRU H J K K J H K J H K K H J J J K J K J H K H K J J H H K J K H H K F F K L K J K? PINEVIEW_M REV =. U R M_ R M_ R M_ R M_ R M_ R M_ R M_ R M_ R M_ R M_ R M_ R M_ R M_ R M_ R M_ R WE R R R R R R R R R R R KE_ R KE_ R KE_ R KE_ R OT_ R OT_ R OT_ R OT_ R K_ R K_ R K_ R K_ R K_ R K_ R K_ R K_ RV_ RV_ RV_ RV_ V RV RV_TP RV_TP R_VREF R_RP R_RPU RV R_ R Q_ R Q_ R M_ R Q_ R Q_ R Q_ R Q_ R Q_ R Q_ R Q_ R Q_ R Q_ R Q_ R M_ R Q_ R Q_ R Q_ R Q_ R Q_ R Q_ R Q_ R Q_ R Q_ R Q_ R M_ R Q_ R Q_ R Q_ R Q_ R Q_ R Q_ R Q_ R Q_ R Q_ R Q_ R M_ R Q_ R Q_ R Q_ R Q_ R Q_ R Q_ R Q_ R Q_ R Q_ R Q_ R M_ R Q_ R Q_ R Q_ R Q_ R Q_ R Q_ R Q_ R Q_ R Q_ R Q_ R M_ R Q_ R Q_ R Q_ R Q_ R Q_ R Q_ R Q_ R Q_ R Q_ R Q_ R M_ R Q_ R Q_ R Q_ R Q_ R Q_ R Q_ R Q_ R Q_ R Q_ R Q_ R M_ R Q_ R Q_ R Q_ R Q_ R Q_ R Q_ R Q_ R Q_ M Q M Q# M M M Q M Q F M Q M Q M Q M Q E M Q E M Q M Q M Q# M M M Q M Q E M Q M Q M Q M Q M Q M Q M Q M Q# E M M M Q M Q FM Q M Q F M Q F M Q M Q EM Q K M Q K M Q# J M M H M Q J M Q K M Q J M Q F M Q H M Q L M Q J M Q M Q M Q# M M EM Q M Q FM Q M Q M Q FM Q EM Q M Q E M Q M Q# J M M EM Q M Q M Q M Q M Q M Q M Q EM Q E M Q FM Q# F M M M Q M Q M Q M Q J M Q J M Q EM Q M Q M Q M Q# M M M Q M Q W M Q W M Q M Q M Q M Q W M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M M M M M M M M M M M M M M M M M Q M Q M Q M Q M Q M Q M Q M Q M Q# M Q# M Q# M Q# M Q# M Q# M Q# M Q# M Q[..] M M[..] M Q[..] M Q#[..].uF OF? R. ±% R_PR th floor,lock K, Haicang istrict,xiamen,hina, <> PNV ate: Wednesday, November, of

9 RT_HYN RT_VYN RT_R RT_ RT_ RT T RT LK TP REFLK REFLK# TP R TP REFLK REFLK# R M R M RT_R RT_ RT_ <MIL TP N P P N L L P Y Y? PINEVIEW_M REV =. RT_HYN RT_VYN RT_RE RT_REEN RT_LUE RT_IRTN RT T RT LK _IREF PL_REFLKINP PL_REFLKINN PL_REFLKINP PL_REFLKINN V U XP_RV_ XP_RV_ XP_RV_ XP_RV_ XP_RV_ XP_RV_ XP_RV_ XP_RV_ XP_RV_ XP_RV_ XP_RV_ XP_RV_ XP_RV_ XP_RV_ XP_RV_ XP_RV_ XP_RV_ XP_RV_ RV R k R k R k R k L L_LKN L_LKP L_TN L_TP L_TN L_TP L_TN L_TP L_KLTEN +V. R.K R.K R.K R.K L_VEN LKLT_TL R U U R R N N R R.K RN R J R N R N L L L K K K H U LV LKM LV LKP LV TM_ LV TP_ LV TM_ LV TP_ LV TM_ LV TP_ LV_I LV_V LV_VREFH LV_VREFL LKLT_EN LKLT_TL LTL_LK LTL_LK L_LK L_T LV_EN? PINEVIEW_M REV =. LV IH MI_ M_ FERR_ LINT LINT INNE_ TPLK_ PRTP_ PLP_ INIT_ PRY_ PREQ_ THERMTRIP_ PROHOT_ PUPWROO E H H F F E F R R E F E W R H_MI# H_M# H_FERR# H_INTR H_NMI H_INNE# H_TPLK# H_PRTP#, H_PLP# H_INIT# PM_THRMTRIP# H_PWR +V. R R H_PROHOT# +V., PM_PRLPVR PM_EXTT#,, ELY_VR_PWROO, PLT_RT# RT_R LK_MH_LK# LK_MH_LK R RT_ TP TP RT_ R R R R EXT_T EXT_T K J L W W R PM_EXTT#_/PRLPVR PM_EXTT#_ PWROK RTIN HPL_LKINN HPL_LKINP MI RV_TP RV_TP RV_TP RV_TP RV_TP RV_TP RV_TP RV_TP R R W T V E F +V. R R R R R H_THERMP H_THERMN E PM PM PM PM PM #/RV PM #/RV PM #/RV PM #/RV RV TI TO TK TM TRT_ THRM_ THRM_ PU TLREF V RV RV LKN LKP EL_ EL_ EL_ VI_ VI_ VI_ VI_ VI_ VI_ VI_ RV RV RV RV RV_TP RV_TP EXTREF H L E H J K H K H H H F E L H K K H_TLREF H_VI H_VI H_VI H_VI H_VI H_VI H_VI E E E EXTREF TP TP LK_PU_LK# LK_PU_LK H_VI H_VI H_VI H_VI H_VI H_VI H_VI R k R k R k R k R R R H_VI[..] +V. MH_EL MH_EL MH_EL Place near "TLREF" E E E H_TLREF +V. R pf R ±% k RN R uf R ±% K R +V. R k EXT_T OF? RV_ RV_? OF R ±% EXTREF R ±%.K uf RN R k EXT_T th floor,lock K, Haicang istrict,xiamen,hina, <> PNV ate: Wednesday, November, of

10 +V._FX +V._FX +V. +V. +V. +V. +V. +V. +V_ORE +V_ORE +V. +V. +V. +V. +V. +V. VENE VENE ate: of th floor,lock K, Haicang istrict,xiamen,hina, PNV <> Wednesday, November, ate: of th floor,lock K, Haicang istrict,xiamen,hina, PNV <> Wednesday, November, ate: of th floor,lock K, Haicang istrict,xiamen,hina, PNV <> Wednesday, November, NF uf checklist NF NF F FN F FN uf uf.uf.uf uf uf.uf.uf NF NF N PINEVIEW_M?? OF REV =. UF N PINEVIEW_M?? OF REV =. UF VF F VF F VF E VF E VF E VF E VF E RV_NTFF E VF RV_NTFF VF VF VF VF RV_NTFF VF VF RV_NTFF RV_NTFF VF VF VF VF VF L RV_NTFF L RV_NTFF L RV_NTFF L VF L RV_NTFF L VF L VF L RV_NTFF K RV_NTFF K VF K RV_NTFF K RV_NTFF K VF J VF J RV_NTFF J VF H VF H VF H VF H VF H VF H VF VF VF F VF F VF F VF F VF F VF E VF E VF E VF E VF E VF E VF E VF VF VF VF VF VF VF VF VF VF VF VF VF VF VF VF VF VF VF VF VF VF VF VF RV_NTFF RV_NTFF RV_NTFF RV_NTFF VF VF VF VF T VF Y VF Y VF Y VF W VF W VF W VF W VF W VF W VF W VF W VF W VF W VF W VF V VF V VF V VF V VF V VF U VF U VF U VF U VF T VF R VF R VF R VF P VF P VF P VF P VF P VF P VF P VF P VF N VF N VF N VF N VF N VF N VF N VF N VF N VF M VF M VF L VF L VF L VF L VF L VF L VF L VF K VF K VF K VF K VF K VF K VF K VF K VF K VF J VF J VF J VF J VF H VF H VF H VF H VF H VF H VF VF VF VF VF VF F VF F VF F F FN F FN uf uf.uf.uf uf uf uf uf uf uf NF NF uf N uf N uf uf uf uf MI EXP\RT\PLL POWER R PU LV FX/MH PINEVIEW_M REV =. OF?? UE MI EXP\RT\PLL POWER R PU LV FX/MH PINEVIEW_M REV =. OF?? UE VFR PL VE VE VE VE VE VE VE VE VE VE VE VE VE VE VE E VE E VE E VE F VE F VE F VE VE VE VE H VE H VE H VE H VE J VE J VE J VE J VE K VE K VE K VE L VE L VE L VE L VE N VE N VE N VE N VENE VENE V Y VE VPE VPE VLVE V VLVE W V_MIE T V_MIE T V_MIE T RVE P VFR_MIHMPLL VP E VFXE T VFXE T VFXE T VFXE T VFXE T VFXE V VFXE V VFXE W VFXE W VFXE W VFXE W VME K VME L VME L VME L VK_RE K VK_RE L V_RE U V_RE U V_RE U V_RE U V_RE U V_RE U V_RE V V_RE V V_RE V V_RE W V_RE W VK_RE VK_RE V PL VRT T V_IO T VRIN_ET J VRIN_WETE VRIN_WETE V_LI_VI VRIN_WETE VME K VME K VME L V_HMPLL V uf N uf N uf N uf N F FN F FN uf uf NF NF NF NF uf uf uf uf uf uf TP TP uf N uf N R R uf uf uf uf uf uf uf uf R R uf uf uf uf.uf.uf NF NF uf N uf N.uF.uF uf uf.uf.uf

11 +V. +V. +V. H_THERMP H_THERMN R R.u.NF U EM V MLK P MT N LERT THERM N I_LK I_T EM_LERT# I_LK I_T R.K R PM_THERM R.K EM_THERM# TOPP-N +V +V_ FN FN_ON FN_ON R K Q sc- R k Q O P N sodn NF NF uf N N E E E E R RN +V. K_FN_PEE.u +V R K TE Q N P TEU sodn R K R NF R R M th floor,lock K, Haicang istrict,xiamen,hina, <> Thermal&Fan ate: Wednesday, November, of

12 R OIMM N M_LK_R pf M_LK_R# M_LK_R pf M_LK_R# Layout Note: Place near O-IMM Layout Note: Place near O-IMM R R, M_KE, M_KE M_LK_R M_LK_R# M_LK_R M_LK_R#, M #[..], M [..], M_#, M_#, M R#, M #, M WE# k k M M[..] M Q[..] M Q#[..], M_OT, M_OT M_KE M_KE M_LK_R M_LK_R# M_LK_R M_LK_R# M # M # M M M M M M M M M M M M M M M M # M_# M_# M R# M # M WE# _IM _IM M M M M M M M M M M M M M M M M M Q M Q M Q M Q M Q M Q M Q M Q M Q# M Q# M Q# M Q# M Q# M Q# M Q# M Q# M_OT M_OT KE KE K K# K K# /P _ # # R# # WE# M M M M M M M M Q_ Q_ Q_ Q_ Q_ Q_ Q_ Q_ Q_# Q_# Q_# Q_# Q_# Q_# Q_# Q_# OT OT E E Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q L M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M_LK_ M_T_ TP TP M Q[..] R-F M-R-XP-N-R M_LK_,,, M_T_,,, +V..uF N +V..uF N.uF N.uF N.uF N NF NF NF NF +V., NF NF NF NF M_VREF +V. +V..uF NF N PM_EXTT# V_ V_ V_ V_ V_ V_ V_ V_ V_ V_ V_ V_ VP N N N N NTET VREF NF.uF N V V V V V V V V V V V V V V V N V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V R-F M-R-XP-N-R E E th floor,lock K, Haicang istrict,xiamen,hina, <> R_OIMM ate: Wednesday, November, of

13 th floor,lock K, Haicang istrict,xiamen,hina, <> R_OIMM ate: Wednesday, November, of

14 R Termination +V. NF R R M_#, M_#, Layout note: Place one cap close to every pullup resistors teminated to +. NF NF R R R R M_KE, M_KE, M_OT, M_OT, NF NF R R R M # M # M # M #[..], R R R M WE#, M #, M R#, NF NF NF NF NF NF NF R R R R R R R R R R R R R R R M M M M M M M M M M M M M M M M [..] M [..], th floor,lock K, Haicang istrict,xiamen,hina, <> R_Temination ate: Wednesday, November, of

15 L ON" V V V N lkin- lkin+ N Rin- Rin+ N Rin- Rin+ N Rin- Rin+ N Vled Vled N J cable IPEX PIN ON" V V V N N N N Rin- Rin+ N Rin- Rin+ N Rin- Rin+ N lkin- lkin+ N N N N Vled Vled N N N N J N LV onnector Tss=.*ss*Vin L_VEN +V. R uf.uf N N R k.uf R F FN L_V U VIN VOUT EN/ENN uf NF OTP-N N PL/ UE PL High Enable L_V N NF +V +V_ +V_LE E E E E L_LKN L_LKP L_TN L_TP L_TN L_TP L_TN L_TP R R L_VEN +V_LE R R L_J LKLT_TL R k ledon R rvin modify -- L_KLTEN LTL R k +V. NF U ledon R k NF R RN Q sc- R RN R k R k F FN Q NLT Q O OIP-N.uF uf N NF th floor,lock K, Haicang istrict,xiamen,hina, <> L_ON ate: Wednesday, November, of

16 +V. MI+ MI- MI+ MI- MI+ MI- MI+ MI- RT_R RT_ RT_ RT_HYN RT_VYN RT LK RT T NUMLOK_LE PLOK_LE LI, POWW# +V. RT_R RT_ RT_ RT_HYN RT_VYN RT LK RT T POWW# +V N FTU-XXT-E E E E E th floor,lock K, Haicang istrict,xiamen,hina, <> RT ate: Wednesday, November, of

17 PIE_RXN_WLN PIE_RXP_WLN PIE_TXN_WLN PIE_TXP_WLN PIE_RXN_LN PIE_RXP_LN PIE_TXN_LN PIE_TXP_LN MI_TXN[:] MI_TXP[:] MI_RXN[:] MI_RXP[:] +V. NF NF NF NF MI_TXN R MI_TXP R MI_RXN P MI_RXP P MI_TXN T MI_TXP T MI_RXN T MI_RXP T T T U U V V V V K K J J M M K K L L L M P P N N U MIRXN MIRXP MITXN MITXP MIRXN MIRXP MITXN MITXP MIRXN MIRXP MITXN MITXP MIRXN MIRXP MITXN MITXP PERN PERP PETN PETP PERN PERP PETN PETP PERN PERP PETN PETP PERN PERP PETN PETP MI PI-E U UPN UPP UPN UPP UPN UPP UPN UPP UPN UPP UPN UPP UPN UPP UPN UPP O# O# O# O# O# O#/PIO O#/PIO O#/PIO URI URI# LK H H H H J J K K K K L L M M N N E E F U_PN U_PP U_PN U_PP U_PN U_PP U_PN U_PP U_PN U_PP U_PN U_PP U_PN U_PP U_PN U_PP U_RI_PN U_O# U_O# U_RI_PN R. ±% LK_U UN PORT U U U U U U U U k k k k k k k R R R R R R R +V. UE FOR Outside U PORT MINOR U PORT ard Reader M WLN OR TOUH REEN luetooth M amera R. Place within mils of IH ball, MI_IROMP_R TP LK_PIE_IH# LK_PIE_IH H J W W MI_ZOMP MI_IROMP MI_LKN MI_LKP TP Place within mils of IH ball, nd avoid routing next to clock/high speed signals TP LK_PIF_IH, PLT_RT# +V. R R.K R +V. k TP R.K R.K R.K R.K R.K R.K R.K R.K R.K R.K R.K TP R.K R.K R.K R.K R.K R.K R.K R.K R.K R R J F E H E H F.k K.k M U UL PR EVEL# PILK PIRT# IRY# PME# ERR# TOP# PLOK# PI TRY# PERR# FRME# NT# NT# REQ# REQ# PIO/ TRP# PIO/ TRP# PIO PIO PIRQ# PIRQ# PIRQ# PIRQ# PIRQE#/PIO PIRQF#/PIO PIRQ#/PIO PIRQH#/PIO TRP# RV RV /E# /E# /E# /E#? E H L J E E L H H M L th floor,lock K, Haicang istrict,xiamen,hina, <> TPT ate: Wednesday, November, of

18 U UL E E E E N +V. R k P sodn P sodn N N +V._RT +V. R k R E Y Y W V E E U Y E E V RV RV RV RV RV RV RV RV RV RV RV RV RV RV RV RV RV RV RV RV RV RV RV RV RV RV RV RV RV PIO T HOT TRXN TRXP TTXN TTXP TRXN TRXP TTXN TTXP T_LKN T_LKP TRI# TRI TLE# TE M# PULP# INNE# INIT_V# INIT# INTR FERR# NMI RIN# ERIRQ MI# TPLK# THERMTRIP# E E U Y Y Y Y T V R +V. R k R..uF.uF TP TP LK_PIE_T# LK_PIE_T. H_LE# H_TE H_M# H_PLP# H_INNE# H_INIT# H_INTR H_FERR# H_NMI H_RIN# INT_ERIRQ H_MI# H_TPLK# T_RXN T_RXP T_TXN T_TXP Placed within -mils of IHMFF pin. +V. R R.K PM_THRMTRIP# +V. PLE NER TO TPT H_FERR# H_RIN# R +V. R +V. k +V. +V.? INT_ERIRQ R k R k R k pf X.KHz OPX-L pf +V._RT uf N R RT_X R M RT_X R k K uf N LP_[..] H_ITLK H_RT# H_TIN H_TOUT H_YN LK_IH RT_RT# +V. +V. LP_FRME# IH_RQ# LP_ LP_ LP_ LP_ IH_RQ# R R R R R R R R R k RT_X RT_X k M_LK M_T k k k V Y W Y Y P U W V P Y U E T V T P W T U W V T E H E H F F R T M P R U LRQ#/PIO L/FWH L/FWH L/FWH L/FWH LRQ# LFRME# H_IT_LK H_RT# H_I H_IN H_IN H_OUT H_YN LK EE_ EE_IN EE_OUT EE_HLK LN_LK LNR_TYN LN_RT# LN_RX LN_RX LN_RX LN_TX LN_TX LN_TX RTX RTX RTRT# MLERT#/PIO MLK MT MLLERT# MLINK MLINK PI_MIO PI_MOI PI_# PI_LK PI_R +V. LP UIO LN EPROM RT M PI UL MI M_UY#/PIO PIO PIO PIO PIO PIO PIO PIO PIO PIO PRLPVR TP_PI# TP_PU# PIO PIO PIO PIO PIO LKRUN# PIO PIO PIO PIO PUPWR/PIO THRM# VRMPWR MH_YN# PWRTN# RI# U_TT#/LPP# ULK Y_REET# PLTRT WKE# INTRUER# PWROK RMRT# INTVRMEN PKR LP_# LP_# LP_# TLOW# PRTP# PLP# RV T W W K H M P E Y R F U V E H T U J H E F TP R R R R R R.K R.k R TPPI# TPPU# R PIO R PIO R MH_YN# RI# R R R PM_TLOW#_R F +V. k.k M_INTRUER# +V. M_RUNTIME_I#.K.K.K +V. k R.K.K.K R K RN R R PM_LP_# +V._RT +V. M_EXTMI# M_WKE_I# PM_PRLPVR, PM_PRLPVR PM_LKRUN# H_PWR PM_THERM ELY_VR_PWROO,, PM_PWRTN# PM_U_TT PM_YRT# PLT_RT#, PIE_WKE#.. M PM_LP_#,, PM_LP_#,, TP +V. R R R k R k +V._RT PM_RMRT# R k R R TPPI# TPPU# H_PRTP#, H_PLP# PM_THERM R k MH_YN# RI# PM_YRT# PIE_WKE# R R R k +V. PM_IH_PWROK R k +V. R k PM_TPPI# PM_TPPU# PM_TLOW#_R +V. R R.K k R.K,,, M_LK_,,, M_T_ R R k k Q NLT OTP-N Q NLT OTP-N R.K R.K M_LK M_T.., UF_PLT_RT# R k NF PLT_RT# U NLVKR sotp-n th floor,lock K, Haicang istrict,xiamen,hina, <> TPT ate: Wednesday, November, of

19 VREF VREF_U +V +V. +V. +V +V._RT +V. +V. +V. +V. ate: of th floor,lock K, Haicang istrict,xiamen,hina, TPT <> Wednesday, November, ate: of th floor,lock K, Haicang istrict,xiamen,hina, TPT <> Wednesday, November, ate: of th floor,lock K, Haicang istrict,xiamen,hina, TPT <> Wednesday, November, NF NF NF NF NF NF NF NF uf N uf N POWER UE UL? POWER UE UL? V M V M V N V V V_PU_IO W V VU F VU K VU N VU F V T V R V V F V V H V P V K V J VUPLL F VMIPLL Y VRT E VTPLL Y VREF_U F VREF F NF NF uf N uf N NF NF NF NF NF NF NF NF uf N uf N NF NF NF NF uf uf NF NF NF NF UF UF V F V E V V E V E V E V V V V V V V V V V Y V Y V W V W V V V V V V V V V V V V V T V T V R V R V P V P V P V N V N V N V N V N V M V M V L V K V K V K V K V K V H V H V H V V V F V E V V V V V V V RV E.uF.uF NF NF uf uf R R uf uf uf uf NF NF R RN R RN NF NF uf uf NF NF uf N uf N uf N uf N

20 U U Port +V_U +V F + P uf PN NF fn NF R RN R k RN +V_U NF U_O# U_PP U_PN FIL R RN m FIL_PX-L UN N R RN UP UP N VU _PLU N E N E N E _MINU N N E MRMZL- TH-U-PXP-N MH MH MH MH MH MH MH MH MH MRK MRK MRK MRK MRK MRK MRK MRK th floor,lock K, Haicang istrict,xiamen,hina, <> U_PORT&LE ate: Wednesday, November, of

21 +V. N NF T_TXP T_TXN T_RXN T_RXP R nf nf +V uf N uf N NF NF th floor,lock K, Haicang istrict,xiamen,hina, <> H ate: Wednesday, November, of

22 Minicard +V. uf N NF NF +V.,, PIE_WKE# LK_MINIR_OE# LK_PIE_MINIR# LK_PIE_MINIR PIE_RXN_WLN PIE_RXP_WLN TP TP PIE_TXN_WLN PIE_TXP_WLN N WKE# +.V_ RV N RV +.V_ LKREQ# UIM_PWR N UIM_T REFLK- UIM_LK REFLK+ UIM_REET N UIM_Vpp KEY RV N RV W_ILE# N PERT# PER_N +.V_UX PER_P N N +.V_ N M_LK PET_N M_T PET_P N N U_- RV U_+ RV N RV LE_WWN# RV LE_WLN# _LK LE_WPN# _T +.V RT N RV +.V_ UF_PLT_RT#,,, WIFI_U_PN WIFI_U_PP uf NF N TP TP NF +V. R +V. +V. k R R NF M_LK_,,, M_T_,,, WIRELE_ON E E E E E E +V +V N U_PN U_PP WIFI_U_PP WIFI_U_PN T_U_PP T_U_PN T_U_PN T_U_PP NF N E E E E U_PN U_PP M_U_PN M_U_PP NF N E E E E dd Touchscreen connector (use an usb port with wifi) & dmb connector -- th floor,lock K, Haicang istrict,xiamen,hina, <> Minicard- ate: Wednesday, November, of

23 J J I I H M H F,,, UF_PLT_RT#,, PIE_WKE# M_ON,,, M_LK_,,, M_T_ U_PN +V. U_PP UF_PLT_RT# PIE_WKE# M_ON M_LK_ M_T_ U_PN U_PP +V. N E E E E F E E th floor,lock K, Haicang istrict,xiamen,hina, <> Minicard- ate: Wednesday, November, of

24 +V. R RN uf N uf N NF NF NF V NF are for L V pins--,,,. are for EL V pins--,,. For RTLL, use this block V R RN TRL/V Use ohm for EL application R RN * and are for U EV pin. TRL Note : The Trace length between L and L's Pin must be within. cm. and to L must be within.cm. Refer to Layout guide for more detail. L.uH LN uf N R RN EV uf NF uf uf N Remove R&R in EL application are only for RTLL. R RN * are for L V pins--,,,,. * are for EL V pins--,,,. For RTLEL, use this block. V R RN TRL/V V NF NF NF NF NF XTL PF X X MHz XFKH OPX_L XTL PF are only for L uf uf R value should be.k (%) for all application. NF R.K V R RN R Remove R and R for RTLEL application. R and R are used in the RTLL application. Remove R if switching regulator is enabled. Remove R if external power.v is used. ualay RN TRL N RET TRL/V TRL/V TRL/V XTL XTL V V V R is only required by RTLEL R K RN MI+ MI- MI+ MI- MI+ MI- MI+ MI- V MI+ MI- V MI+ MI- N MI+ MI- V MI+ MI- VTRL/ROUT N RET VTRVR N/VR N/ENWRE V MIP MIN N/F MIP MIN N N/MIP N/MIN V/V N/MIP N/MIN RTLEL/ EL/L KTL KTL N/V N/LV_PLL LE V V N HIP HIN REFLK_P REFLK_N VTX/EV HOP HON EN N/PO N/N V LE/EEK LE/EEI LE/EEO EE N V V IOLTE PERT LNWKE LKREQ U _RTLEL/L V EEK EEI EEO EE N V V IOLTE PERT LNWKE R UF_PLT_RT#,,, PIE_WKE#,, NF R K V R k EE EEK EEI EEO R.K U K I O RN V V OR NF N +V. V N HIP HIN REFLK+ REFLK- EV HOP HON N Pin is PO pin for L. It is used for M function. PIE_TXP_LN PIE_TXN_LN HIP HIN NF NF PIE_RXN_LN PIE_RXP_LN LK_PIE_LN# LK_PIE_LN th floor,lock K, Haicang istrict,xiamen,hina, TP TP rvin <> LN ate: Wednesday, November, of

25 <<ttention>> urges of PV >V duration.ms when class amplifier is working may damage the amplifier, uf tantalum capacitors are required at PV and PV to suppress the surge. HP_OUT_L HP_OUT_R R R MIR-VREFO MI-VREFO MIL-VREFO +V F FN +V_PV Place next to pin,and Tantalum capacitor is required for Place next to pin,and Tantalum capacitor is required for E_MUTE# H_RT# N NF +V_V NF NF uf Place next to pin N +V_PV +V_PV R K R K.uF N +V..uF N.uF.uF N N NF P# PK_L+ PK_L- PK_R- PK_R+ +V. N.UF V N <<ttention>> For power_on/off de-pop circuit and system booting warning signal: Please ystem IO Engineer Note :. If you want the system make warning signal after power on, please let E_MUTE# High first..when you want to exit your ios Programming ode, please let the E_MUTE# Low.(The programming is different from before. ) U V V PV PK-OUT-L+ PK-OUT-L- PV PV PK-OUT-R- PK-OUT-R+ PV EP/PIFO PIFO E E uf NF N N N.UF V N P N PVEE HPOUT-R HPOUT-L PVREF MI-VREFO-R MI-VREFO MI-VREFO-L VREF V V V P/M P/M P# T-OUT LK V T-IN V-IO YN REET# PEEP _VREF uf N Place next to pin NF LINE-R LINE-L MI-R MI-L MONO-OUT JREF ense MI-R MI-L LINE-R LINE-L ense- pf U L NLO IITL (Include Thermal pad) R R R.uF.uF R R NF K H_RT# H_YN H_TIN H_ITLK H_TOUT +V_V N +V F FN Place next to pin uf N MI-VREFO R.K R K RN U_MI_IN_R R.K MIR-VREFO R K RN U_MI_IN_L R.K MIL-VREFO.uF.uF.K RN K R Placement near udio odec N U_MI_IN_R U_MI_IN_L ERPHONE_EL MUTE_MI Placement near udio odec +V. uf NF N N R R R +V_V N RN RN RN N N igital_ground Tied at one point only under the L or near the L E E E E dd mic connector -- P#=V : Power down lass PK amplifer P#=.V : Power up lass PK amplifer PK_L+ PK_L- PK_R- L_OUT+ L_OUT- R_OUT- R_OUT+ N E E E E N HP_OUT_L HP_OUT_R R R N F RN F RN F RN ERPHONE_EL pf pf N J FRZL N PK_R+ <<ttention>> If mount the L filter((l~l;/;///),please let them together and close to codec. If the P trace and peaker wire length is less than cm, don't need the L filter(l~l;/) to eliminate the EMI,If L,L,L,L are replaced by ohm/. resistetor(please don't use general bead, because it may influence the TH+N quality),and, should be N.nd,please make the trace length/ peaker wire length of PKL+/L-/R+/R- be the same as possible as you can. /// are reserved for EMI fine-tune ; For EMI issue, please also refer our L Layout guide document U_MI_IN_R U_MI_IN_L F RN F RN pf N MUTE_MI pf N F RN J FRZL conect to claw th floor,lock K, Haicang istrict,xiamen,hina, N <> L odec ate: Wednesday, November, of

26 +V. +V._RT R R R +V. R R +V. k M_WKE_I# VT,.. UF_PLT_RT# LK_KPI LP_FRME# PM_U_TT R H_TE k INT_ERIRQ M_EXTMI# M_RUNTIME_I# uf Layout Note: Recommended net "+V." and "+V._RT" minimum trace width mils. R H_RIN# k LPRT# k PWUREQ#_R +V. F uf N R R R PM_YRT# FN LP_[..] +V.V NF LP_ LP_ LP_ LP_ LPRT# LFRME# R LPP# R R R EMI# R EI# R WRT# R PWUREQ#_R R R P_IN# +V. NUMLOK_LE WIRELE_ON M_ON F FN U ITE/F/(JX) LLLT R LHLT R R +V. L L L L LPRT#/WUI/P LPLK LFRME# LPP#/WUI/PE /P ERIRQ EMI#/P EI#/P WRT# KRT#/P PWUREQ#/P P P V VTY VTY VTY VTY VTY LP R R R R R VT +V.V VT V +V. VTY ELK/PE E#/PE E/PE KO/P KO/P INT/P LHLT/PE LLLT/WUI/PE PIO R P/I PH/I PH/I PH/I WUI/PH/I TX/WUI/PH/I RX/WUI/PH/I LKRUN#/WUI/PH/I ITE/F/(JX) M U P/ PWM PLOK_LE R MLK/P MT/P MLK/P MT/P MLK/WUI/PF MT/WUI/PF PLK/PF PT/PF PLK/PF PT/PF PLK/WUI/PF PT/WUI/PF PWM/P PWM/P PWM/P PWM/P PWM/P PWM/P PWM/P PWM/P TH/P TH/P TMR/WUI/P TMR/WUI/P R R R R R R R PM_LKRUN# WIFI_LE PWR_LE PM_RMRT# PM_PWRTN# H_LE_OR R R I_LK I_T R R TLK TT k k R R R R R R R R R R R R R R +V. M_LK_T M_T_T I_LK I_T H# LI TLK TT IMVP_VR_ON LL_Y_VRPWR, VR_PWROO ELY_VR_PWROO,, H LINUX_ONOFF# T_ON M_HUTOWN# M_ON E_MUTE# K_FN_PEE H_LE_WHT _LE R k R R k I_LK I_T TLK TT LI L_J R k LTL R +V. R k R k +V R k R k R k FN_ON +V. R k M_EXTMI# R k M_RUNTIME_I# R k M_ONOFF# PWRW/PE RI#/WUI/P RI#/WUI/P WUI/PE RIN#/PWRFIL#/LPRT#/P WKE UP URT TX/P RX/P R TX RX R R R R k +V. M_ONOFF# PM_LP_#,, PM_LP_#,, M_WKE_I# +V. R k T_ON +V. R R R k k k FE# FMIO P_IN# LINUX_ONOFF# OREOVERY_W# dd LINUX POWER WITH -- NF R.K U TF V O N WP K N I Please do not place any pull-up resistor on P, P, and P (Reserved hardware strapping). R.K FK FMOI X[..] X[..] FK FMIO FMOI FE# X X X X X X X X X X X X X X X X P FK P FMIO FMOI FE# P KO/P KO/P KO/P KO/P KO/P KO/P KO/P KO/P KO/K# KO/UY KO/PE KO/ERR# KO/LT KO KO KO Y[..] Y[..] FLH KMX KI/T# KI/F# KI/INIT# KI/LIN# KI KI KI KI Y Y Y Y Y Y Y Y V V V V V V V VORE / / NF LOK /PI /PI /PI /PI /PI /PI /PI /PI /PJ /PJ /PJ /PJ /PJ /PJ KKE KK R R R R R k R k R k R k R ITE Modify kbc_xtl kbc_xtl pf Vbattery_ec _E T-EK# OREOVERY_W# P_H X R M T-EK# Layout Note:.kHz clock lines: a. If possible, please avoid using any through-hole. b. Please make the trace length short, and the trace width wide enough. c. The spacing to the closest neighbor should be wide enough. +V. R k LP debug Port pf +V. TX RX +V. E E erial ebug Port J pin M-N-P-L LP_ LP_ LP_ LP_ LP_FRME# LK_FWHPI INT_ERIRQ NF UF_PLT_RT# LHLT LLLT E E E K ebug Port N - smd-fpc-p-n-j th floor,lock K, Haicang istrict,xiamen,hina, E <> K ate: Wednesday, November, of

27 J J I I Power utton etect & Latch Power equence +V_ H +V IN.uF uf N N uf N.uF R N K Q O OIP-N uf N.uF R N H PWRONLTH R k P_LTH# Q NLT OTP-N R M F F E, POWW# _TE N P sodn N N N P sodn P sodn P sodn M_ONOFF# R M_HUTOWN# R k Q NLT OTP-N E LINUX_POWW# N P sodn LINUX_ONOFF# dd LINUX POWER WITH -- OK# N P sodn P_IN# th floor,lock K, Haicang istrict,xiamen,hina, <> IN ate: Wednesday, November, of

28 +V IN +V IN.uF N.uF N +VT +V_P_IN N Power equence +V_P_IN.uF N Q PV O OIP-N k R R k current limit:. Q R O OIP-N._%RN.uF N Layout NOTE: The N_H connect to N through E pin; by via only! uf N uf N R k.uf N N OK# R K R k R K NF N TI Tony Modify! Q NLT Q O OIP-N P N sodn R k R k N Vbattery_ec N PV N_H _TE R K_% RN TI Tony Modify! OK# R ET.uF R k k R k -- et Vacdet must be.v R K ±% RN R k M V~V.uF Q NLT R K R k.uf Q NLT N_H.uF N Please near to the I VREF_H N PV N H# N_H R. RN.uF N Iac=(V/VREF)*(./Rac)=. N N TI Tony Modify! R R K ±% RN R k ±% RN N P ET sodn REN uf N_H N ET N_H R RN E E PV HEN# N P ET ET VREF_H Place near to the I.uF N REN N_H REN HIRV PH REN LORV PN TT N VREF VJ OO# IYNET IPT uf N U PMET# ELL Q RP RN T RET OK# VJ VREF_H PMET# ELL RET N R k N_H N_H pf R K ±% NLT N_H Isyn set M L uh Q PM OIP-N N_H.uF N R k_% N N_H R.k_% N Q N K harge current:. R uf N N_H R._%RN.uF N R.k ±% VREF_H RN R ±% RN Q NLT K R H t< t> Ichg= <t< Ichg=. <t< Ichg=. uf N +VT N.uF N P_H N_H.uF N lose to I +VT M_LK_T M_T_T T-EK# Ichg=((VH/VREF)*(./Rsr)=. et charge current about. et prechg current about.m.uf N F fn N????? pin attery onnector E E E E VREF_H REN VREF_H VREF_H +V_P_IN R M R k _E R R k VJ R K.uF N N N et the default.v per cell R k OK# OK# R ELL et the ells R N N th floor,lock K, Haicang istrict,xiamen,hina, <> Power_charger&attery ONN ate: Wednesday, November, of

29 +V_ uf N uf N.uF N N.uF VREF R TONEL R R R VRE VRE VREF +V_ uf uf N N R ±% K RN R k ±% VF RN R K ±% RN VF R N k_% rvin modify R k ±% R K ±% rvin modify Vtrip=Rtrip*Itrip/- +V +V/. OP= NF.uF N P + P + uf uf PN PN VRE rvin modify -- k R VRE NF R. RVH RN R RVL RN Q PM OIP-N P + uf PN +V. +.V/ OP=. VRE uf R N +V_ R R VRE VREF RN R L NF RVH R..uH RN Q PM RVL R RN OIP-N E E V POO VT RVH LL RVL ENTRIP VF VREF TONEL VF ENTRIP TPRE VLK VRE VIN N KIPEL EN VO VRE VT RVH LL RVL U uf N L.uH P + uf PN NF.uF N NF NF R K.uF N VRE +V OTP-N NF OTP-N NF R RN uf N rvin modify drive +V. & +V -- th floor,lock K, Haicang istrict,xiamen,hina, <> Power_+V&+V. ate: Wednesday, November, of

30 +V_.uF N uf N uf N +V. MOE VIN VQ /N IHRE MOE No discharge Tracking discharge Non-tracking discharge +V.s uf N +V. R, M_VREF R +V. R K pf RN N uf N R RN.uF N NF +V R RN E E VTTN VTTN N TPRE MOE VTTREF OMP +V. R.uF N VTT VLOIN VT RVH LL RVL N VQN VQET N R R U PN _N VIN VFILT POO Q PM OIP-N R k N P R k RN PWR L.uH MQN sodn R uf N +V R. RN RN P + uf PN uf N RVR_PWR P + uf PN +V. NF uf N +.V/ OP=. R k RN,, PM_LP_#,, PM_LP_# R R RN RN Vtrip(mV)=Rtrip(kohm) *u Iocp=Vtrip/Rds(on)+Iripple/ & ontrol TTE HI LO / LO HI HI LO VQ ON ON OFF(ischarge) VTTREF ON ON OFF(ischarge) VTT ON OFF(HI-Z) OFF(ischarge) VQET N VIN F Resistors (*VQ-)kohm VQ (V).. djustable VTTREF & VTT VQN/ VQN/ VQN/ NOTE R R.V< VQ<V th floor,lock K, Haicang istrict,xiamen,hina, <> Power_+v. ate: Wednesday, November, of

31 +V F FN V._POW NF +V uf N uf N V._PWR R k R +V R RN ±% R K uf EN_PV R. RN U TON RVH VOUT LL VFILT TPRY TRIP VF VRV POO RVL N VT PN E E._UTE R._LTE uf R K R Rtrip=Vtrip/ Iocp=Vtrip/Rdson+Iripple/ L.uH Q PM OIP-N P + uf PN +V. uf.uf N N R k RN ±% +V./, OP=. Vout=.*(+R/R) R k RN ±% V._PWR V._POW +V. R k +V R +V. RN U PL OPP-N EN N POK F R.K ±% +V._FX +V./. Vout=.*(+R/R) NF NF VNTL VIN VIN E VOUT VOUT uf uf N N R K ±% uf N P + uf PN.uF N +V. +V +V. U +V. +V./. V._POW R k R R k RN PL OPP-N EN N POK F R K ±% Vout=.*(+R/R) NF NF VNTL VIN VIN E uf uf N N VOUT VOUT R k ±% RN uf N uf N th floor,lock K, Haicang istrict,xiamen,hina, <> Power_+V.&+V. ate: Wednesday, November, of

32 +V_ uf N uf N uf N.uF N TI Tony Modify!.NF +V_ORE R VN NN R lose to the I P N pf pf N_ TI Tony Modify! +V. R H_PROHOT# N_ R.k R k % VN VENE NN VENE R RN P R RN N uf N VREF_VORE N_ Rdroop=(Rcseff*cs)/(M*Rimvp) TI Tony Modify! R +V. R R.k RN R +V, H_PRTP# uf N pf N_ VR_TT# THERM VN NN P N N VREF ROOP R K ±% RN PRTP# VI VI VI VI VI VI VI ROOP VFILT ILEW OREL TONEL TRIPEL PWRMON VR_ON N_ TRIPEL E E R R R R R R R N_ RVH VT LL RVL VIN POO PRLPVR LKEN# R TPRH U R R R H_VI H_VI H_VI H_VI H_VI H_VI H_VI RVH uf N R R PRLPVR RVL H_VI[..].K +V. R R.K ±% VR_PWROO +V. ±% RN LK_EN# +V Q PM OIP-N uf N PM_PRLPVR, +V..uF N R k Q R.k ±% RN R K_NT R.K R K ±% L.uH LP-X-N L.uH rvin modify -- VR_PWR_LKEN + P + P uf uf uf uf uf PN PN N N N +V_ORE +V_ORE/ OP= +V R N_ R VREF_VORE +V. +V Rslew=(Kslew*Vslew)/Rc_fast R R R R R R R RN R k.uf N R R VREF_VORE +V. +V TI Tony Modify! The OP= LL_Y_VRPWR, IMVP_VR_ON th floor,lock K, Haicang istrict,xiamen,hina, <> Power_V_PU_ORE ate: Wednesday, November, of

33 / Power control,, PM_LP_# R +V. uf N +V K R R k NF O Q K Q NLT R M R k Q NLT +V. uf N.uF N,, PM_LP_# +V R uf N +V K NF R k O Q R M R k R k Q NLT +V Q NLT uf N uf N.uF N V._PWR NF R +V. +V R M +V. RVR_PWR V._POW +V. Power ood NF,, ELY_VR_PWROO R k LL_Y_VRPWR, +V. rvin modify -- Power ischarge ircuit +V. +V +V. +V. +V. +V._FX +V. +V_ORE R,, PM_LP_# Q NLT rvin modify -- +V. +V.,, PM_LP_# k NF R k Q NLT NF PM_IH_PWROK R k R R R R Q NLT Q NLT Q NLT R k R Q NLT R M R k R R M Q NLT R Q NLT K RN O Q uf N U U R Q NLT Q NLT Q NLT Q NLT th floor,lock K, Haicang istrict,xiamen,hina, <> Power /Power ood ate: Wednesday, November, of

34 J J I I V H ardreader R k RT# uf R K H MOE_EL F R_V _# R NF NF _WP _T _T M LK M_ M_ M_ M_IN# M M M_LK _T _T N E E E E E E E E R pf R LK_ NF VRE R R.K RN +V. U_PN R U_PP R R_V uf NF VRE N NF V NF RT# MOE_EL XO XI V_PLL RREF N M P N N V_IN R_V VRE V_ N X_LE X_E# X_LE P P X_RY P XTL XTL N MOE_EL RT# P P P P P P P _M P P V_ U RT N qfppx-na P N P P P P P XTL_TR PIO EEO EE EEK EEI P P P M_ P M M_ P X_ V P M_IN# P P P P NF R R _LK M_LK F +V. E V R X_# _WP _# M P M E PF XO M M_ P X T M M_ P X_ M_ P X_ M_ P X T M_ P X T M_ P X T M_ P X T M_ PF X O- R K RN XI _M M P X_WP# _T M_ P X_WE# _T P X_RE# _T th floor,lock K, Haicang istrict,xiamen,hina, <> ard reader ate: Wednesday, November, of

35 +V X[..] X[..] Keyboard onnector E E N E E TLK TT onnect to Touch P N uf N pf N NF pf TLK TT Y[..] Y[..] TO KEY_OR X X X X X X X X X X X X X X X Y Y Y X Y Y Y Y Y N E E E E Y Y Y Y Y Y Y Y R R R R R R R R k k k k k k k k +V. N E E E E modify.mm pitch -- TO IN_OR TO TP_OR E E E E N TO LE_OR H_LE# WIFI_LE _LE H_LE_OR H_LE_WHT PWR_LE H_LE# WIFI_LE _LE +V. +V. +V +V_P_IN U_PN U_PP U_O# U_PN U_PP U_O# WUR-T E E E E N N TO princeton sw_or +V. N E E E E H_LE# WLN_LE _LE H_LE_OR H_LE_WHT PWR_LE H_LE# WIFI_LE _LE POWW#, LINUX_POWW# OREOVERY_W# +V. N th floor,lock K, Haicang istrict,xiamen,hina, dd power switch connector -- <> Main_oard ONNETOR ate: Wednesday, November, of

36 J J I I H +V +V. R POP = N R N luetooth ONN amera ONN +V R uf.uf.uf N N U VIN VOUT EN/ENN OTP-N PL/ +V_M uf N NF H F U_PP U_PN T_ON N R E E E E N M_ON R R k F N E E +V_M U_PN U_PP E E J pin M-N-P-L N th floor,lock K, Haicang istrict,xiamen,hina, <> Option decice:t/amera ate: Wednesday, November, of

37 .H_PROHOT# PU PIN.N:RT PIN PIN.dd X,with X dualay,;x,with X dualay --.dd touchscreen conector dmb conector mic connector -- dd pin connector & startup on system function -- dd L,with L dualay -- modify +V. & +V IRUIT -- th floor,lock K, Haicang istrict,xiamen,hina, <> hangelist ate: Wednesday, November, of

RTL8211DG-VB/8211EG-VB Schematic

RTL8211DG-VB/8211EG-VB Schematic RTL8G-V/8EG-V Schematic REV..8 Page Index. Page. PHY. MI. M. Power. History RTL8G/8EG Size ocument Number Rev.8 TITLE PGE ate: Sheet of External clock and rystal RTL8G/8EG GMII/RGMII Interface LK_M ENSWREG

More information

FTDI_SPI_SCLK FTDI_SPI_MOSI FTDI_SPI_CS FTDI_SPI_MISO FTDI_SPI_SCLK FTDI_SPI_MOSI FTDI_SPI_MISO FTDI_SPI_CS FTDI_GPIO2 3V3_USB FTDI_SPI_SCLK

FTDI_SPI_SCLK FTDI_SPI_MOSI FTDI_SPI_CS FTDI_SPI_MISO FTDI_SPI_SCLK FTDI_SPI_MOSI FTDI_SPI_MISO FTDI_SPI_CS FTDI_GPIO2 3V3_USB FTDI_SPI_SCLK IOLTION RRIER P POWER-OMIN NI NI IO-LINK POWER-OMIN NI HEET OF MXREFE MXREFE# //..K U MXTT+.UF FTHQ FTI_PI_MIO R.UF LE ML-PPT FT_M FT_P K VV MHZ U UF VU K V_U FTI_PI_MIO FTI_PI_ FTI_PI_MOI

More information

J1B B1 B3 B5 B7 B9 B11 B13 B15 B17 B19 B21 B23 B25 B27 B29 B31 B33 B35 B37 B39 B41 B43 B45 B47 B49 B51 B53 B55 B57 VCC VCC USB_DET

J1B B1 B3 B5 B7 B9 B11 B13 B15 B17 B19 B21 B23 B25 B27 B29 B31 B33 B35 B37 B39 B41 B43 B45 B47 B49 B51 B53 B55 B57 VCC VCC USB_DET GP0 GP0 GP0 P0 GP0 GP GP GP GP GP GP GP P GP0 GP GP GP GP GP GP GP GP0 GP GP GP GP GP GP GP GP0 GP GP GP GP GP GP GP GP0 GP GP GP GP GP GP GP GP00 UINO ONE PIN EFINE GP0 GP GP GP GP GP GP GP GP0 GP GP

More information

RSC CHIP VDD P05 P03 P01 P04 VDD GND PWM0 AVDD VDD AVDD P0-2 P0-5 P0-1 P0-6 P0-4 P0.3 GND P00. Y1 3.58MHz P00 P01 AGND P01 P00 P02 P02 P07 P0-0 P0-7

RSC CHIP VDD P05 P03 P01 P04 VDD GND PWM0 AVDD VDD AVDD P0-2 P0-5 P0-1 P0-6 P0-4 P0.3 GND P00. Y1 3.58MHz P00 P01 AGND P01 P00 P02 P02 P07 P0-0 P0-7 Place as close to pins of U as possible. RS HIP 0-00 RS-x emo/evaluation oard: RS-000 Thursday, ecember, 00 Size ocument Number Rev ate: Sheet of P XI P0 P0 P0 P0 P00 PN P0 P0 P0 P0 P0 P0 P0 P0 P XO -XM

More information

Generated by Foxit PDF Creator Foxit Software For evaluation only.

Generated by Foxit PDF Creator Foxit Software   For evaluation only. I_ST I_SLK K_% R K_% R L_0 L_ L_ L_ KEY TON_STHL /F NN_ NN_ P M VS OUTL P OUTR VR MIIN VREF V HOSI LOSI R X pf LOSO.KHZ M_% pf HOSO X pf MHz HOSI 0 pf POWER Generated by Foxit PF reator Foxit Software

More information

XIO2213ZAY REFERENCE DESIGN

XIO2213ZAY REFERENCE DESIGN XIOZY REFERENE ESIGN XIOZY Reference Size ocument Number Rev ate: Wednesday, September, 00 Sheet of TP+ TP- TP+ TP- TPIS TP+ TP- TP+ TP- TPIS TP0+ TP0- TP0+ TP0- TPIS0 REFLK+ REFLK- V_ V_ V_ORE PLLV_ORE

More information

SCHEMATIC REV. DRAWING NO RELAY CONTROL CHART A A DE N V C L O REVISIONS

SCHEMATIC REV. DRAWING NO RELAY CONTROL CHART A A DE N V C L O REVISIONS THI RWIN I THE PROPERTY OF NLO EVIE IN. IT I NOT TO E REPROUE OR OPIE, IN WHOLE OR IN PRT, OR UE IN FURNIHIN INFORMTN TO OTHER, OR FOR NY OTHER PURPOE ETRIMENTL TO THE INTERET OF NLO EVIE. THE EQUIPMENT

More information

Headers for all pins sorted by pin no. (unpopulated) TSX-1001 Cortex-M0. Oscillator 44MHz

Headers for all pins sorted by pin no. (unpopulated) TSX-1001 Cortex-M0. Oscillator 44MHz V V Way type onnector US Type onnector x.v.v Regulators Headers for all pins sorted by pin no. (unpopulated) Prototyping area with power and GNs (unpopulated) RS Transceiver US to Serial onverter Expansion

More information

A_SYNCOUT1_P A_SYNCOUT1_N A_SYNCOUT2_P A_SYNCOUT2_N A_SYNCOUT3_P A_SYNCOUT3_N

A_SYNCOUT1_P A_SYNCOUT1_N A_SYNCOUT2_P A_SYNCOUT2_N A_SYNCOUT3_P A_SYNCOUT3_N ate: //00 heet of File: :\User\..\MFO.choc rawn y: NIN_P NIN_N NOUT_P NOUT_N N_N N_P LE OLK_P OLK_N NTROUT_P NTROUT_N IN_P LK_P LK_N NV_P IN_N NV_N VO MFO.choc TK TI TO TK TI TO LK _IN ONE HWP INIT_ M

More information

core Tiny6410.sch DM9000 DM9000-etc.sch AC97 AC97-etc.sch USB HUB USB-HUB.sch Tiny6410SDK 1103

core Tiny6410.sch DM9000 DM9000-etc.sch AC97 AC97-etc.sch USB HUB USB-HUB.sch Tiny6410SDK 1103 core Tiny0.sch M000 M000-etc.sch -etc.sch US HU US-HU.sch Tiny0SK 0 M_ VV V V V V V V V V V VN VSYN VLK VUS OTGI OTGM OTGP IN0 S_LK S_n S_T0 S_T OUT0 INT INT INT RST ( 红色 ) Tiny0 Tiny0 P Power Supply S

More information

10.1" LCD PANEL P28 LVDS. CPU PineView-M VGA. D-Sub P26. 22mm x 22mm P6~P11. DMI x 2 AUDIO CODEC. Tiger Point HDA REALTEK ALC269Q

10.1 LCD PANEL P28 LVDS. CPU PineView-M VGA. D-Sub P26. 22mm x 22mm P6~P11. DMI x 2 AUDIO CODEC. Tiger Point HDA REALTEK ALC269Q M F lock iagram R.0 TI harger QRHR P. Inputs Outputs LOK EN. LRKLFT P RII OIMM P~P RII PU PineView-M LV 0." L PNEL P TOUT _IN T+ ystem / TPRER P. Inputs Outputs mm x mm P~P V -ub P TOUT +VLW +VLW +VLW_LO

More information

ZCRMZN00100KITG. Crimzon Development Board Kit. Product User Guide. Introduction. Kit Contents. Applying Power to Development Board

ZCRMZN00100KITG. Crimzon Development Board Kit. Product User Guide. Introduction. Kit Contents. Applying Power to Development Board ZRMZN0000KITG rimzon evelopment oard Kit PUG000-0 Product User Guide Introduction Zilog s ZRMZN0000KITG rimzon evelopment oard Kit is designed for use as a target with the rimzon In-ircuit Emulator (ZRMZNIE0ZEMG).

More information

F7F CPU CLOCK GEN ICS NORTH DDR2 SO-DIMM0 BRIDGE DDR2 SO-DIMM1 SOUTH BRIDGE TPM 1.2 INFINEON SLB9635 AZALIA CODEC EC ITE IT8510E MDC NEWCARD

F7F CPU CLOCK GEN ICS NORTH DDR2 SO-DIMM0 BRIDGE DDR2 SO-DIMM1 SOUTH BRIDGE TPM 1.2 INFINEON SLB9635 AZALIA CODEC EC ITE IT8510E MDC NEWCARD 0_lock iagram 0_ystem etting 0_PU-YONH(HOT) 0_PU-YONH(PWR) 0_N-M(HOT) 0_N-M(MI & F) 0_N-M(RPHI) 0_N-M(R) _N-M(PWR) _N-M(PWR) _N-M() _-IHM() _-IHM() _-IHM() _-IHM(PWR) 0_R O-IMM0 _R O-IMM _R TERMINTION

More information

Power supply, reset circuit, reference voltage and power indicator. Analogue and digital inputs with options for FET outputs

Power supply, reset circuit, reference voltage and power indicator. Analogue and digital inputs with options for FET outputs VR core and power 00v.0 Power supply, reset circuit, reference voltage and power indicator. Port 00v.0 nalogue and digital inputs with options for FET outputs Port 00v.0 igital inputs with optional FET

More information

05 - Adaptacion Puerto Serie RXD_UC R35 0 DTR_UC R36 0 RI_UC Adaptacion Puerto Serie Señalizacion GSM R37 0 INFO_NETLIGHT R38 0

05 - Adaptacion Puerto Serie RXD_UC R35 0 DTR_UC R36 0 RI_UC Adaptacion Puerto Serie Señalizacion GSM R37 0 INFO_NETLIGHT R38 0 0 - limentacion 0 - onector Externo 0 - daptacion Puerto Serie 0 - Modem SIM00 TT_VOLTGE VN_ TX TX_U RX_GSM RX_GSM HRGE_STTUS P. RX RX_U TX_GSM TX_GSM ST_ ST_ P. P. P. P. R 0 R 0 TR_U RI_U TR_GSM TR_GSM

More information

REVISION HISTORY DESCRIPTION INITIAL SCHEMATIC AIY REMOVED ANALOG SWITCHES CHANGED FEEDBACK

REVISION HISTORY DESCRIPTION INITIAL SCHEMATIC AIY REMOVED ANALOG SWITCHES CHANGED FEEDBACK REVISION HISTORY Notes - Unless otherwise noted. Resistances values in Ohms. apacitance values in micrarads (uf). ll 0.uF and 0.0uF capactors are decoupling and should be placed near the I they are shown

More information

KEIm Baseboard. PAGE DESCRIPTION 1 Block Diagram, History 2 SoM Connector. 3 LCD Connector. 4 Ethernet. 5 UART 6 Analog 7 Peripheral 8 Power

KEIm Baseboard. PAGE DESCRIPTION 1 Block Diagram, History 2 SoM Connector. 3 LCD Connector. 4 Ethernet. 5 UART 6 Analog 7 Peripheral 8 Power KEIm aseboard REV TE PGES ESRIPTION.0.0 Oct//0 ll INITIL REVISION RELESE..0 Feb//0 ll MP REVISION RELESE PGE ESRIPTION lock iagram, History SoM onnector L onnector Ethernet URT nalog Peripheral Power KONO

More information

8V Title SCHEMATIC, 8V89317EVB REV A. Date: Friday, June 14, Power Supply. XTAL Interface. 12.8MHz TCXO/OCXO LED Status IN1 OUT1

8V Title SCHEMATIC, 8V89317EVB REV A. Date: Friday, June 14, Power Supply. XTAL Interface. 12.8MHz TCXO/OCXO LED Status IN1 OUT1 isclaimer: IT is providing this schematic for reference purposes only. lthough the schematic was taken from a known working design, it is being provided "as is" without any express or implied warranty

More information

Quickfilter Development Board, QF4A512 - DK

Quickfilter Development Board, QF4A512 - DK Quickfilter evelopment oard, QF - K nalog Inputs - U +.V +.V J N hannel J N hannel J N hannel J N hannel U +.V +.V U +.V U +.V Prototyping rea J J Optional +V External Power x Header 0." US onnector U

More information

Model : M30EI0. Mobile Dothan with INTEL 915GM / ICH6-M Chipset

Model : M30EI0. Mobile Dothan with INTEL 915GM / ICH6-M Chipset Revision History / ORIINL RELEE Model : MEI Mobile othan with INTEL M / IH-M hipset P INEX P YTEM LOK IRM P POWER IRM & EQUENE P PIO & POWER ONUMPTION P PU anias/othan-/ P PU anias/othan-/ P LOK EN I P

More information

Project Name :I36IAx Platform : Celeron GS40 + Park + ICH9M

Project Name :I36IAx Platform : Celeron GS40 + Park + ICH9M Project Name :IIx Platform : eleron + 0 + Park + IHM PE..... PU... 0_FF. 0...... -IHM.... 0.......... 0....... POWER... 0. ONTENT INEX YTEM LOK IRM POWER IRM & EQUENE Power on equence iagram PU Penryn

More information

AXM88180-EVB-RTL8211E-1 SMDK2440 Demo Board Schematic Index

AXM88180-EVB-RTL8211E-1 SMDK2440 Demo Board Schematic Index XM0-EV-RTLE- SMK0 emo oard Schematic Index Page : Schematic Index (This Page) Page : RTLE GigaPHY MHz rystal RJ- Transformer Page : Host Interface onnector Power Page : History Page : X0 EEPROM Note:.Please

More information

ACER_BAP31 MAIN BOARD INVENTEC ACER_JM31 CODE EE DATE POWER DATE DRAWER DESIGN CHECK RESPONSIBLE TITLE

ACER_BAP31 MAIN BOARD INVENTEC ACER_JM31 CODE EE DATE POWER DATE DRAWER DESIGN CHECK RESPONSIBLE TITLE ER_P MIN OR 00.. Tuesday, March 0, 00 TE HNE NO. X0 REV EE TE POWER TE RWER EIN HEK REPONILE IZE= VER: FILE NME: XXXX-XXXXXX-XX P/N XXXXXXXXXXXX INVENTE ER_JM OE IZE O.NUMER REV --00-L X0 X0 HEET . chematic

More information

F8V L80V N80V N81 Montevina Block Diagram

F8V L80V N80V N81 Montevina Block Diagram FV L0V N0V N Montevina lock iagram _IN & T ON PE 0 Penryn W & LE PE HMI RT PE PE LV & INV PE INTERNL KEYOR TOUH P PE IR IO PI ROM MI IN HP&PIF OUT OPMP PE Internal MI ON PE PE PE 0 V aughter PE FVa: M

More information

All use SMD component if possible

All use SMD component if possible R0 0K MF SW0 NEXT R0 0R LE0 STNY & POWER ON GN R0 SW0 PREV R 0 MF R 0 MF R 0K MF R0 K MF SW0 FF GN SNP OFF OR GN Q0 S Q0 S LE R k R k 00n R 0K MF M0 R0 K MF SW0 FR +V() Q0 R 0K MF GN R0 0 R 0 GN VF_on_off

More information

Realtek Semiconductor Corp. Title RTL8213(M)_FHG_V1.0

Realtek Semiconductor Corp. Title RTL8213(M)_FHG_V1.0 Fiber LE RJ M RYSTL EEPROM SRM & FLSH POWER PWRJK Jumper for GPIOs URT Realtek Semiconductor orp. RTL(M)_FHG_V.0 Size ocument Number Rev lock diagram.0 ate: Tuesday, November, 00 Sheet of ,, /ISGPIOSTP

More information

CPU. Diamondville FCBGA437. FSB533/400MHz NORTH LVDS BRIDGE 945GSE RGB. x2 DMI SOUTH BRIDGE LPC ICH7-M. Touch Pad PCIE USB USB_P1/2/3 USB_P4 USB_P7

CPU. Diamondville FCBGA437. FSB533/400MHz NORTH LVDS BRIDGE 945GSE RGB. x2 DMI SOUTH BRIDGE LPC ICH7-M. Touch Pad PCIE USB USB_P1/2/3 USB_P4 USB_P7 0_lock iagram 0_ystem etting 0_Power equence 0_lock en_ilpr 0_iamondville_U 0_iamondville_PWR 0_N-M(HT) 0_N-M(MI) 0_N-M(RPHI) 0_N-M(R) _N-M(PWR) _N-M(PWR) _N-M() _-IHM(PWR) _-IHM() _-IHM() _-IHM() _R IMM

More information

E chematic Index Page ystem page Ref. 0 lock iagram 0 chematic Information 0-0 PU-Penryn 0-09 R II O-IMM 0- antiga 0- IH9M PI ROM 9 LK-I9LPRLF-T 0- E_

E chematic Index Page ystem page Ref. 0 lock iagram 0 chematic Information 0-0 PU-Penryn 0-09 R II O-IMM 0- antiga 0- IH9M PI ROM 9 LK-I9LPRLF-T 0- E_ : PENRYN/NTI/IH9-M/N9M- LOK IRM mall-oard ub-oard R VRM*(MX) RT MI PREMP & INT MI LZI M UIO OR L0 PE mall-oard LV HMI TouchPad PE IO PI ROM PE INTERNL KEYOR PE PE PE PE UIO_MP & INT PK PE PE PE PE nvii

More information

Note Division P1 P2 P3 P4 P5 P6 P7 P8 P1 P2 P3 P4 P5 P6 P7 P8 NOTEDIV1 NOTEDIV2 KEYBOARD_VOLTAGE VCF_IN LFO_IN FILTER_ENVELOPE. Filter.

Note Division P1 P2 P3 P4 P5 P6 P7 P8 P1 P2 P3 P4 P5 P6 P7 P8 NOTEDIV1 NOTEDIV2 KEYBOARD_VOLTAGE VCF_IN LFO_IN FILTER_ENVELOPE. Filter. Jasper 0 EP Wasp Synthesiser lone Keyboard V_ENV_TRIG keyboard.sch N0 N N N N N Note ecoder N0 N N N Noteecoder.sch P P P P P P P P Note ivision P P P P P P P P NOTEIV GLIE_ GLIE_ Waveform Generators KEYOR_VOLTGE

More information

CD-DET TP5_CS- LCDPWR RFPWR CHPD5 GP05 GP25 RST5 L13 D12 D11 D10 LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS- LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS-

CD-DET TP5_CS- LCDPWR RFPWR CHPD5 GP05 GP25 RST5 L13 D12 D11 D10 LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS- LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS- SPST SW L 0uH.uF TP HEER NO STUFF TP 0 HEER NO STUFF TP TP pf Y.uF.uF 0 HEER NO STUFF 0 HEER NO STUFF MHz, 0ppm pf.uf (OUT) (IN) R 0K /W % 0uF OUT OUT OUT OUT KLT L 0 L_MISO L_MOSI L_SK S_S- L_S- L_- L_

More information

R&D Division. Board name : Mother Board Schematic Project : Z11D (Santa Rosa) Version : 0.4 Initial Date : March 02, Inventec Corporation

R&D Division. Board name : Mother Board Schematic Project : Z11D (Santa Rosa) Version : 0.4 Initial Date : March 02, Inventec Corporation Inventec orporation R& ivision oard name : Mother oard chematic Project : Z (anta Rosa) Version : 0. Initial ate : March 0, 00 Inventec orporation F, No., ection, Zhongyang outh Road eitou istrict, Taipei

More information

PCB NO. DM205A SOM-128-EX VER:0.6

PCB NO. DM205A SOM-128-EX VER:0.6 V. M0 M M M M M M M MQM0 MQS0N MQS0P M M M0 M M M M M MQM MQSN MQSP U RM R0 Q00 M0 U Q0 M T Q0 M R Q0 M U Q0 M U Q0 M T Q0 M T Q0 M T M0 M U QS0N M U QS0P M0 M W0 Q0 M W Q0 M V0 Q0 M U0 Q M W Q W Q 0 V

More information

20-JUNE-14 SCHEMATIC HSC REV. DRAWING NO.

20-JUNE-14 SCHEMATIC HSC REV. DRAWING NO. THI RWING I THE PROPERTY OF NLOG EVIE IN. IT I NOT TO E REPROUE OR OPIE, IN WHOLE OR IN PRT, OR UE IN FURNIHING INFORMTION TO OTHER, OR FOR NY OTHER PURPOE ETRIMTL TO THE INTERET OF NLOG EVIE. THE EQUIPMT

More information

SCHEMATIC AD9265 EVALUATION BOARD REV. DRAWING NO. 02_A03421 RELAY CONTROL CHART A A DE N V C L O REVISIONS JUMPER TABLE S.

SCHEMATIC AD9265 EVALUATION BOARD REV. DRAWING NO. 02_A03421 RELAY CONTROL CHART A A DE N V C L O REVISIONS JUMPER TABLE S. THIS RWIN IS THE PROPERTY OF NLO EVIES IN. IT IS NOT TO E REPROUE OR OPIE, IN WHOLE OR IRT, OR USE IN FURNISHIN INFORMTION TO OTHERS, OR FOR NY OTHER PURPOSE ETRIMTL TO THE INTERESTS OF NLO EVIES. THE

More information

HF SuperPacker Pro 100W Amp Version 3

HF SuperPacker Pro 100W Amp Version 3 HF SuperPacker Pro 00W mp Version Revised 0 0 V Stamps KOOR This is the third generation HF SuperPacker Pro 00W Version home construction project offered by HF Projects. This is a group construction project

More information

PLAY0 CT7601 QFN48 REC ADC REC. Power LDO RCA RCA RCA*2. Ext. MCU RCA*2. SPDIF output. PWM LED x 2 POR. SPDIF input x 1 Flash. connector.

PLAY0 CT7601 QFN48 REC ADC REC. Power LDO RCA RCA RCA*2. Ext. MCU RCA*2. SPDIF output. PWM LED x 2 POR. SPDIF input x 1 Flash. connector. R SPIF output Power LO R SPIF input x Flash POR PWM LE x R* Lightning() P x pin Type connector US pin For Lightning & P T QFN RE PLY H Sel T PLY x PM Ext. MU H Sel T RE x S NE OP R* Size ocument

More information

SCHEMATIC AD9265 CMOS EVALUATION BOARD REV. DRAWING NO. AD9265CE01A REVISIONS DESCRIPTION JUMPER TABLE RELAY CONTROL CHART A A DE N V C L O

SCHEMATIC AD9265 CMOS EVALUATION BOARD REV. DRAWING NO. AD9265CE01A REVISIONS DESCRIPTION JUMPER TABLE RELAY CONTROL CHART A A DE N V C L O THIS RWING IS THE PROPERTY OF NLOG EVIES IN. IT IS NOT TO E REPROUE OR OPIE, IN WHOLE OR IN PRT, OR USE IN FURNISHING INFORMTION TO OTHERS, OR FOR NY OTHER PURPOSE ETRIMENTL TO THE INTERESTS OF NLOG EVIES.

More information

AD2_BUSY AD2_DIN AD2_DOUT AD2_/CS AD1_/CS AD1_DOUT AD1_DIN AD_SCLK AD_CCLK AD_OSC_EN AD1_BUSY AD_CONVERT GNDIO - P115

AD2_BUSY AD2_DIN AD2_DOUT AD2_/CS AD1_/CS AD1_DOUT AD1_DIN AD_SCLK AD_CCLK AD_OSC_EN AD1_BUSY AD_CONVERT GNDIO - P115 PL ENOER OUNTER / PWM MOTOR ONTROL / GLUE LOGI PL YPSS PITORS LE0 LE LE LE ESTOP_U ESTOP_IRQ _USY _IN _OUT _/S _/S _OUT _IN _SLK 0.uF +.V 0.uF 0.uF 0.uF 0.uF 0.uF 0.uF 0.uF P0.[0:] [0:] 0 P0. P0. P0. P0.

More information

SWITCH BD ASSY R40II1 REV:02 PCB SW BD R40IIx REV *11.50*1.2 6L +*V_AUX +*V +*V_LDO +*V_DDR OFF. AC/DC S4/Moff (Suspend to Disk) OFF OFF OFF

SWITCH BD ASSY R40II1 REV:02 PCB SW BD R40IIx REV *11.50*1.2 6L +*V_AUX +*V +*V_LDO +*V_DDR OFF. AC/DC S4/Moff (Suspend to Disk) OFF OFF OFF Intel Penryn PU + antiga + IHM hipset R0IIx M/ / 0 VER PE 0 0 LK IRM MIELLNEU 0 PI 0 0 PU Penryn of PU Penryn of 0 N antiga of 0 N antiga of 0 N antiga of 0 N antiga of N antiga of N antiga of LK ENERTR

More information

L53II0 M/B and Daughter P/N LIST:

L53II0 M/B and Daughter P/N LIST: Model : LII0 P P/N:L00- P P/N:L00- Intel Merom PU + M + IH-M hipset LII0 M/ and aughter P/N LIT: LII0 M/ ffiliated FF/able P/N LIT: P0 INEX P0 YTEM LOK IRM P0 POWER IRM & EQUENE P0 PIO & POWER ONUMPTION

More information

R2 44.2K_1% 5DVCC 5DVCC GND COMP SS24 DW1. EC2 470uF/16V. 470uF/16V 内内内内内内 DW2; 去去 U103,L9 33V. 33V C15 NC/10uF 33V C17 D2 NC/UDZ33B-33V

R2 44.2K_1% 5DVCC 5DVCC GND COMP SS24 DW1. EC2 470uF/16V. 470uF/16V 内内内内内内 DW2; 去去 U103,L9 33V. 33V C15 NC/10uF 33V C17 D2 NC/UDZ33B-33V JK_P JP V V L 0u/N F FUSE() FUSE E 0uF/V E. V L 0u/N V 00nF 00nF V, R 00K 00nF U MP IN EN SS OMP 0nF S SW F 0.nF R K SW L u R.K_% R 0K_% V E 0uF/V V,,, ST-V V 00nF.uF 00P SS W ST-V E 0uF/V E 00nF TO U

More information

USBF USBF.prj. Title: Section: USBF-01. B Designer: Brian Ashelin Date: COMMUNICATIONS COMMUNICATIONS ADC ADC INPUT VCA 4 PAGE 7 PAGE 1 PAGE 5 PAGE 2

USBF USBF.prj. Title: Section: USBF-01. B Designer: Brian Ashelin Date: COMMUNICATIONS COMMUNICATIONS ADC ADC INPUT VCA 4 PAGE 7 PAGE 1 PAGE 5 PAGE 2 INPUT V INPUT V PGE PGE OMMUNITIONS OMMUNITIONS PGE INPUT V INPUT V PGE INPUT V INPUT V PGE POWER ISTRIUTION POWER ISTRIUTION PGE INPUT V INPUT V PGE LOK ISTRIUTION LOK ISTRIUTION PGE USF USF.prj 0th ve.

More information

Sheet_Symbol_Overspeed. HA_Vel_Feedback Dec_Vel_Feedback. HA_Overspeed_N Dec_Overspeed_N

Sheet_Symbol_Overspeed. HA_Vel_Feedback Dec_Vel_Feedback. HA_Overspeed_N Dec_Overspeed_N NOTES: ISION LOK. Unless otherwise stated: Resistors are mw, % tolerance. apacitors are V, % tolerance.... J Port and Net Name scopes for this project are: Port NOT Global (connected via Sheet Symbols)

More information

LED_POWER_STAGE1 PWM GND ADJ LED- -12V R2 RA. LED Power Stage LED_POWER_STAGE2 PWM GND ADJ LED- -12V R4 RB. LED Power Stage LED_POWER_STAGE3

LED_POWER_STAGE1 PWM GND ADJ LED- -12V R2 RA. LED Power Stage LED_POWER_STAGE2 PWM GND ADJ LED- -12V R4 RB. LED Power Stage LED_POWER_STAGE3 MU THERMISTOR- MU LI_RX LI_TX LI_RX LI_TX MX_TX MX_RX MX_/RE MX_E MX_TX MX_RX MX_/RE MX_E MX_LI +.V_MU R 0K R 0K R R R R LE_POWER_STGE - Out GN J LE- -V LE Power Stage LE_POWER_STGE - Out GN J LE- -V LE

More information

1 INDEX & POWER, RESET 2 RF, SERVO & MPEG - MT1389E 3 MEMORY - SDRAM, FLASH/EEPROM 4 VIDEO OUT 5 AUDIO DAC WMA8766

1 INDEX & POWER, RESET 2 RF, SERVO & MPEG - MT1389E 3 MEMORY - SDRAM, FLASH/EEPROM 4 VIDEO OUT 5 AUDIO DAC WMA8766 OMMON_H_V MT (LQFP) V emo oard for Sanyo Slim H PUH INX & PO, ST F, SVO & MPG - MT MMOY - SM, FLSH/POM VIO OUT UIO WM NM TYP VI igital V SUPPLY V igital.v MT FV Servo.V MT LO_V Laser iode.v F V PIKUP H

More information

T53S Main BD. R1.2 Block Diagram

T53S Main BD. R1.2 Block Diagram T Main. R. lock iagram LV PE Merom PU LV / ULV PE, F F 00/ MHz LOK EN. ILPRLF-T PE FN Thermal sensor PE 0 RT HMI PE PE M Nvidia NP- M PE 0,,,,,, PE udio L PE,, 0 F PI-E X zalia LP restline PM PE 0,,,,,

More information

CONTENTS: REVISION HISTORY: NOTES:

CONTENTS: REVISION HISTORY: NOTES: ONTENTS: PGE - ONTENTS PGE - POWER, XOS PGE - SI, SI, JTG PGE - S/eMM, US, HMI, GPIO, OMPOSITE PGE - SOIMM REVISION HISTORY: V.0 - /0/0 NOTES: These reduced schematics omit core SMPS and LPR circuitry

More information

XO2 DPHY RX Resistor Networks

XO2 DPHY RX Resistor Networks PHY_0_P_RX PHY_0_N_RX [] [] R R LP_0_P_RX HS_0_P_RX HS_0_N_RX LP_0_N_RX PHY_LK0_P_RX PHY_LK0_N_RX PHY_LK_P_RX PHY_LK_N_RX [] [] [] [] R R6 R8 R0 LP_LK0_P_RX HS_LK0_P_RX HS_LK0_N_RX LP_LK0_N_RX LP_LK_P_RX

More information

#1 10P/DIL NORTH #3 #3 #3 #3 #3 #3 #3 #3 R198 RES0603 RES0603 DNP DNP DNP RES0603 RES0603 RES SDI_N 3-SDO_N 3-ALERT_N 3-CS_N 3-SCLK_N 3-CONV_N

#1 10P/DIL NORTH #3 #3 #3 #3 #3 #3 #3 #3 R198 RES0603 RES0603 DNP DNP DNP RES0603 RES0603 RES SDI_N 3-SDO_N 3-ALERT_N 3-CS_N 3-SCLK_N 3-CONV_N P REVISION REOR J SP88 0 - RE N_JK P 90-00_-POS TP # - Remove these components to stack north # - Populate these components to stack north Use k Resistors or adjust as needed Header - Molex 90-0 PITORS,

More information

176 5 t h Fl oo r. 337 P o ly me r Ma te ri al s

176 5 t h Fl oo r. 337 P o ly me r Ma te ri al s A g la di ou s F. L. 462 E l ec tr on ic D ev el op me nt A i ng er A.W.S. 371 C. A. M. A l ex an de r 236 A d mi ni st ra ti on R. H. (M rs ) A n dr ew s P. V. 326 O p ti ca l Tr an sm is si on A p ps

More information

46 D b r 4, 20 : p t n f r n b P l h tr p, pl t z r f r n. nd n th t n t d f t n th tr ht r t b f l n t, nd th ff r n b ttl t th r p rf l pp n nt n th

46 D b r 4, 20 : p t n f r n b P l h tr p, pl t z r f r n. nd n th t n t d f t n th tr ht r t b f l n t, nd th ff r n b ttl t th r p rf l pp n nt n th n r t d n 20 0 : T P bl D n, l d t z d http:.h th tr t. r pd l 46 D b r 4, 20 : p t n f r n b P l h tr p, pl t z r f r n. nd n th t n t d f t n th tr ht r t b f l n t, nd th ff r n b ttl t th r p rf l

More information

Model Name: 8I945AE-AE Revision 1.1

Model Name: 8I945AE-AE Revision 1.1 Model Name: IE-E Revision. HEET TITLE HEET TITLE 0 0 0 0 0 0 0 0 0 0 0 OVER HEET LOK IRM OM & P MOIFY HITORY P_L_ P_L_ P_L_ P_L_,E,F, MH-LKEPORT_HOT MH-LKEPORT_RII MH-LKEPORT_PI E, MI MH-LKEPORT_INT V

More information

NTCA2 2 LA6A JA6 CYA6 ACL3 VAA3 DA48 CYA19 LA6B DA45 CTA4B DA46 CTA5B G2 CTA3B RA135 QA6 RA144 CNA5 CNA6 VO-B1 S12VA SGND SGND GATE

NTCA2 2 LA6A JA6 CYA6 ACL3 VAA3 DA48 CYA19 LA6B DA45 CTA4B DA46 CTA5B G2 CTA3B RA135 QA6 RA144 CNA5 CNA6 VO-B1 S12VA SGND SGND GATE L Y Y N 0 F F L X V L X N L L L N Y Y NT L NT J L PV -T L L Y Y V L X N L N VM 0 0 J0 PN J PN PN J PN PN PN PN V VM 0 F P V V N (-) (+) (+) (-) L 0 0 0 0 0 0 0 0 0 0 L L T Q T T T Q + F Y Y 0 V/N N/VP

More information

X51C Main BD. R1.0 BLOCK DIAGRAM

X51C Main BD. R1.0 BLOCK DIAGRAM X Main. R.0 LOK IRM Merom PU LOK EN. ILPRLF-T PE ufp FN + Thermal sensor PE, PE 0 PE LV i0elv F 00 MHz PE TV PE RT im TE R MHz R-II O-IMM X PE,, PE PE 0,,,,,, MI * PIE * Miniard WLN onn. PE New ard onn

More information

INDEX/ RESET& EEPROM JINPIN ELECTRICAL COMPANY LTD.ZHUHAI.S.E.Z SF_CE SF_SO SF_CLK SF_SI SF_CE SF_SO SF_CLK SF_SI PC_SCL PC_SDA SCL SDA RST

INDEX/ RESET& EEPROM JINPIN ELECTRICAL COMPANY LTD.ZHUHAI.S.E.Z SF_CE SF_SO SF_CLK SF_SI SF_CE SF_SO SF_CLK SF_SI PC_SCL PC_SDA SCL SDA RST N Updata /N P. R.K R 00 R 00 R.K P_SL P_S V R K SF_E U PMVF00 E SO WP VSS V HOL SK SI SF_LK V 0.UF/V SF_E SF_LK P_SL P_S SL S V SL' S' SF_E SF_LK P_SL P_S SL S V SL' S' U T 0 V WP SL S SL' S' 0.UF/V R

More information

C45/C46 Block Diagram

C45/C46 Block Diagram / lock iagram LK EN I LPR.00.00W Mobile PU Merom /., Project code:.u0.00 Project code:.v00.00 P Number : 0 Revision : - YTEM / TP0 INPUT TOUT OUTPUT V_() V_() YTEM / INPUT TOUT OUTPUT 0V_0(.) V_(.) R /

More information

VCC 21 VCC 52 AVCC PF0(ADC0) 60 PF1(ADC1) 59 PF2(ADC2) 58 PF3(ADC3) 57 PF4(ADC4/TCK) 56 PF5(ADC5/TMS) 55 PF6(ADC6/TDO) 54 PF7(ADC7/TDI) SCL TXD

VCC 21 VCC 52 AVCC PF0(ADC0) 60 PF1(ADC1) 59 PF2(ADC2) 58 PF3(ADC3) 57 PF4(ADC4/TCK) 56 PF5(ADC5/TMS) 55 PF6(ADC6/TDO) 54 PF7(ADC7/TDI) SCL TXD POWER ELETRONIS **- Switching Power Regulation** V and.v outputs are isolated from High Voltage, but not each other Isolated Power Supply power.sch FTI US URT FTI US URT ftdi_uart.sch SLOOP_TRL HRG_TRL

More information

n r t d n :4 T P bl D n, l d t z d th tr t. r pd l

n r t d n :4 T P bl D n, l d t z d   th tr t. r pd l n r t d n 20 20 :4 T P bl D n, l d t z d http:.h th tr t. r pd l 2 0 x pt n f t v t, f f d, b th n nd th P r n h h, th r h v n t b n p d f r nt r. Th t v v d pr n, h v r, p n th pl v t r, d b p t r b R

More information

Channel V/F Converter

Channel V/F Converter 00 Wesbrook Mall Vancouver,.., anada VT - 0 -Nov-000 :: H:\0\sheet_.SH wg. No.: ate: File: Revision: Sheet of Time: 0 hannel V/F onverter wg List: rawn y: P. ennett isk: 0 0 0 J IN+ IN- IN+ IN- IN+ IN-

More information

YROTATE-IT-RX23T YROTATE-IT-RX23T_3-10.SCH YROTATE-IT-RX23T YROTATE-IT-RX23T_9-10.SCH. Date APR, 29, 2015 Sheet.0 OF

YROTATE-IT-RX23T YROTATE-IT-RX23T_3-10.SCH YROTATE-IT-RX23T YROTATE-IT-RX23T_9-10.SCH. Date APR, 29, 2015 Sheet.0 OF YROTTE-IT-RXT YROTTE-IT-RXT_-0.H YROTTE-IT-RXT YROTTE-IT-RXT_-0.H YROTTE-IT-RXT YROTTE-IT-RXT_-0.H YROTTE-IT-RXT YROTTE-IT-RXT_-0.H YROTTE-IT-RXT YROTTE-IT-RXT_-0.H YROTTE-IT-RXT YROTTE-IT-RXT_-0.H YROTTE-IT-RXT

More information

AS1117M3 or LM1117MPX-ADJ ADJ. C20 0.1uF + C56. + C57 10uF. 10 uf R K 1% R18 GND 10.0K 1%

AS1117M3 or LM1117MPX-ADJ ADJ. C20 0.1uF + C56. + C57 10uF. 10 uf R K 1% R18 GND 10.0K 1% K POWER SW JP EXTERNL POWER FUSE 0. uf VT 0 uf R SM or LMMPX-J VIN VOUT U 0.0K % J R.K % 0uF REG_V 0 0.uF REG_V J PV PV_US_TGT V_M0X POWER_SELET R0 0Ohm V to V ENTER POSITIVE.

More information

Revisions. 2 Notes. 4 FXLC95000CL / MCU Circuit 5 Power and Battery Charger Circuit. KITFXLC95000EVM Drawn by:

Revisions. 2 Notes. 4 FXLC95000CL / MCU Circuit 5 Power and Battery Charger Circuit. KITFXLC95000EVM Drawn by: Table of ontents Notes lock iagram FXL000L / MU ircuit Power and attery harger ircuit Rev escription Revisions Original Release Remove signal line U- pin and add additional signal line between J-pin0 and

More information

PR D NT N n TR T F R 6 pr l 8 Th Pr d nt Th h t H h n t n, D D r r. Pr d nt: n J n r f th r d t r v th tr t d rn z t n pr r f th n t d t t. n

PR D NT N n TR T F R 6 pr l 8 Th Pr d nt Th h t H h n t n, D D r r. Pr d nt: n J n r f th r d t r v th tr t d rn z t n pr r f th n t d t t. n R P RT F TH PR D NT N N TR T F R N V R T F NN T V D 0 0 : R PR P R JT..P.. D 2 PR L 8 8 J PR D NT N n TR T F R 6 pr l 8 Th Pr d nt Th h t H h n t n, D.. 20 00 D r r. Pr d nt: n J n r f th r d t r v th

More information

Renesas Starter Kit for RL78/G13 CPU Board Schematics

Renesas Starter Kit for RL78/G13 CPU Board Schematics Renesas Starter Kit for RL/G PU oard Schematics REV REF TE RWN Y 0.0 raft.0.0 TES.00 Release.0.0 YOI.0 Release 0.0.0 YOI PGE ESRIPTION INEX RL/G Microcontroller Switches, LEs, RESET, PSU E, Serial Port

More information

Scalar Diagram & C.B.A

Scalar Diagram & C.B.A XLFH LC C _0.U Z A A U I/O I/O VGA_PC_V V I/O I/O AZC-0 RAI L Z0 R F C 0.0U V RE RE VGA_CL VGA_A R F R F R F R F R F R _ F C _.P C R 0 C 0.0U V AI- RE-.V VGA_PC_V C C R 00 J R 00 J HY R R K J Q VGA_WP

More information

P901 CPU CLOCK GEN ICS9LPR G NORTH SODIMM 200P BRIDGE. AZALIA CODEC Realtek ALC269 SOUTH BRIDGE MDC MINICARD. Card Reader Alcor AU6336

P901 CPU CLOCK GEN ICS9LPR G NORTH SODIMM 200P BRIDGE. AZALIA CODEC Realtek ALC269 SOUTH BRIDGE MDC MINICARD. Card Reader Alcor AU6336 0_lock iagram 0_ystem etting 0_Power equence 0_lock en_ilpr 0_iamondville_U 0_iamondville_PWR 0_N-M(HT) 0_N-M(MI) 0_N-M(RPHI) 0_N-M(R) _N-M(PWR) _N-M(PWR) _N-M() _-IHM(PWR) _-IHM() _-IHM() _-IHM() _R IMM

More information

C uF T16 VDD T15 TMS TMS MCU_PORT_VDD T14 TDO TDO T13 JCOMP JCOMP PF3 T12 PF3 T11 VDDE3 5.0V PF4 T10 PF4 PJ5 PJ5 PF6 PF6 PF9 PF9 5.0V 5.

C uF T16 VDD T15 TMS TMS MCU_PORT_VDD T14 TDO TDO T13 JCOMP JCOMP PF3 T12 PF3 T11 VDDE3 5.0V PF4 T10 PF4 PJ5 PJ5 PF6 PF6 PF9 PF9 5.0V 5. Size FSM No. WG No. Rev of 9 Galen Street Floor M 0 US MP0EMO Schematic -- MU and Symbol V V P P P P P 9 P0 0 P P P P0 VE V REFYP V P PK P P P 9 P 0 P0 P P P V P P P P9 P P P0 P P 9 P 0 P P P9 P P P P

More information

Desired Part Placement. Max current set to 3A (motor Drive is 2.5A) SCI-DRV8814-MVK Mike Claassen B1 Dawn Ritz 40V. VDC_In GND. Board Test Points TP1

Desired Part Placement. Max current set to 3A (motor Drive is 2.5A) SCI-DRV8814-MVK Mike Claassen B1 Dawn Ritz 40V. VDC_In GND. Board Test Points TP1 SI_x_NLG_H_[:] P P SI_x_SPI_MISO SI_x_SPI_MOSI SI_x_SPI_LK SI_x_SPI_S FE/SI_OM_ FE/SI_OM_ FE/SI_OM_ FE/SI_OM_ SI_x_NLG_H_ SI_x_NLG_H_ SI_x_NLG_H_ SI_x_NLG_H_ SI_x_NLG_H_ SI_x_NLG_H_ SI_x_NLG_H_ SI_x_NLG_H_

More information

U1-1 R5F72115D160FPV

U1-1 R5F72115D160FPV pf R NF_ X MHz, pf ON_XTL ON_EXTL R R NF_,,,, R NF_ R NF_ R R,,,, M M M_LK M_LK SEMn TI TMS TK TRSTn K R K R K R K R EXTL XTL M M M_LK M_LK TESTM SEMn TI TMS_WTX TK_WSK TRSTn_WRX U- RFFPV VREF VREFVSS

More information

PTN3356 Evaluation and Applicaiton Board Rev. 0.10

PTN3356 Evaluation and Applicaiton Board Rev. 0.10 E PTN Evaluation and pplicaiton oard Rev. 0.0 REVISION STORY : ------------------------------------- 0. June 0, 0 - ase on PTN_ONLY_REV.SN 0. July, 0 - OM changes due to long lead time items, LEs 0. July,

More information

Sheet_Symbol_Overspeed. HA_Vel_Feedback Dec_Vel_Feedback. HA_Overspeed_N Dec_Overspeed_N

Sheet_Symbol_Overspeed. HA_Vel_Feedback Dec_Vel_Feedback. HA_Overspeed_N Dec_Overspeed_N NOTES: ISION LOK. Unless otherwise stated: Resistors are mw, % tolerance. apacitors are V, % tolerance... Port and Net Name scopes for this project are: Port NOT Global (connected via Sheet Symbols) Net

More information

FREEDOM KE02Z. 1 Title 2 Block Diagram 3 KE02Z MCU. 4 OpenSDA INTERFACE. 5 I/O Headers and Power Supply. Initial Draft 02/01/13

FREEDOM KE02Z. 1 Title 2 Block Diagram 3 KE02Z MCU. 4 OpenSDA INTERFACE. 5 I/O Headers and Power Supply. Initial Draft 02/01/13 Table of ontents Title lock iagram KEZ MU OpenS INTERFE I/O Headers and Power Supply Rev X escription Initial raft Revisions. Remove Motor ontrol onnector J. Remap J, J, J, J pinout. dd one series resister

More information

Sirius-Rx-232. Sirius-Tx-232. SIRIUS-Rx. STATUS Prog RC-5. SIRIUS-Rx. Prog RCA-5 DAB-SDA DAB-SCL STAYUS AM-SMETER POWER-ON POWER-ON CE-PLL

Sirius-Rx-232. Sirius-Tx-232. SIRIUS-Rx. STATUS Prog RC-5. SIRIUS-Rx. Prog RCA-5 DAB-SDA DAB-SCL STAYUS AM-SMETER POWER-ON POWER-ON CE-PLL UIO-OUT& U&.SH Sirius-Tx- +V-SY Sirius-Rx- -S -SL - S MU MU.SH M&M M&M.SH M ST M-SMETER E-PLL +V- +V- T-IN T-IN T-LK +V-STY +V-STY T-OUT ate: -Sep-00 Sheet of ile: :\aa\t. rawn y: RS-Tx RS-Rx R- STYUS

More information

LED POWER STAGE1 NOT_EN LED+ PWM LED- 12V. LED Power Stage LED POWER STAGE2 NOT_EN LED+ PWM LED- 12V. LED Power Stage LED POWER STAGE3 NOT_EN LED+ PWM

LED POWER STAGE1 NOT_EN LED+ PWM LED- 12V. LED Power Stage LED POWER STAGE2 NOT_EN LED+ PWM LED- 12V. LED Power Stage LED POWER STAGE3 NOT_EN LED+ PWM MU LE POWER STGE MU MX LI LI_TX LI_RX THERMISTOR- MX_RX MX_TX MX_E MX_/RE EN_ EN_ EN_ EN _ V LE Power Stage LE POWER STGE LE+ LE- LE+ LE- R R 0 J 0 Way 0 LI_TX LI_RX MX_RX MX_TX MX_E MX_/RE V LE Power

More information

DAC PLAY0 PLAY0 CT7601 DAC REC ADC REC RCA * 2. Power LDO RCA. RCA * 2 SPDIF output x2 RCA RCA RCA. Ext. MCU POR. PWM LED x 2. SPDIF input x 1.

DAC PLAY0 PLAY0 CT7601 DAC REC ADC REC RCA * 2. Power LDO RCA. RCA * 2 SPDIF output x2 RCA RCA RCA. Ext. MCU POR. PWM LED x 2. SPDIF input x 1. R * SPIF output x Power LO R * R R SPIF input x POR Flash PWM LE x PM00 Lightning() P 0x0 0pin Type connector US 0pin For Lightning & P T0 RE PLY0 PLY H Sel Stereo T0 PLY0 T0 0x PLY 0x PM00 R Ext. MU H

More information

Project: Date. Version. Items V1.01 C C. SIM Technology TITLE DRAWN BY PORJECT. SIM800C+SIM28M_VTS Reference CONTENT VER CHECKED BY SIZE V1.

Project: Date. Version. Items V1.01 C C. SIM Technology TITLE DRAWN BY PORJECT. SIM800C+SIM28M_VTS Reference CONTENT VER CHECKED BY SIZE V1. Project: ate Version Items V.0 RWN Y PORJET SIM800+SIM8M_VTS Reference ONTENT HEKE Y V.0 SHEET of 7 POWER POWER -0V F0 0 L0 VIN LO X0 SM0 SWRH07 uh T-PIN-X TVS0 Z0 + 0 VT U0 VZ=V,Pd=W SM7 00uF V GN VOUT

More information

X-USBPD-C-SHIELD. 2 Block Diagram 3 Type-C Connector 4 USB3/USB2 5 PTN5110 PD TCPC 6 Shield Headers 7 PD Source and Sink LS 8 3V3, 5V0, 1V8 Supplies

X-USBPD-C-SHIELD. 2 Block Diagram 3 Type-C Connector 4 USB3/USB2 5 PTN5110 PD TCPC 6 Shield Headers 7 PD Source and Sink LS 8 3V3, 5V0, 1V8 Supplies Table of ontents lock iagram Type- onnector US/US PTN0 P TP Shield Headers P Source and Sink LS V, V0, V Supplies Rev escription ate pproved Prototype Release -Mar- K ring up to NL and make updates requested

More information

EDP-AM-DIO54 Digital IO Module User Manual. This document contains information on the DIO54 digital IO module for the RS EDP system.

EDP-AM-DIO54 Digital IO Module User Manual. This document contains information on the DIO54 digital IO module for the RS EDP system. P-M-IO igital IO Module User Manual This document contains information on the IO digital IO module for the RS P system. Version v.0, 0/0/00 P-M-IO Manual ontents. igital IO Module. igital Outputs.... Using

More information

AML7266-H. Feature table. Block Thursday, February 12, 2009 AMLOGIC AML7266-H. Main Chip: Internal: Video: Audio: Interfaces: UART USB HOST RJ45

AML7266-H. Feature table. Block Thursday, February 12, 2009 AMLOGIC AML7266-H. Main Chip: Internal: Video: Audio: Interfaces: UART USB HOST RJ45 ON Y Pb Pr is(smk,sk,slrk,s) MP U V V pin con to Mainboard IR MI MI U WM SMK,SK,SLRK MII_(ST) URT JTG con U ML-H SPI FLSH U MXL-G U NN FLSH KFGU Gb SL +.V/. POR LO U +.V RJ RMII Eth PHY U LN US HOST RMII

More information

P a g e 5 1 of R e p o r t P B 4 / 0 9

P a g e 5 1 of R e p o r t P B 4 / 0 9 P a g e 5 1 of R e p o r t P B 4 / 0 9 J A R T a l s o c o n c l u d e d t h a t a l t h o u g h t h e i n t e n t o f N e l s o n s r e h a b i l i t a t i o n p l a n i s t o e n h a n c e c o n n e

More information

XBee Wi-Fi Dev Kit Block Diagram Socketed Through-hole Variant PART NO O c Digi International Inc. 6. Disconnect switches

XBee Wi-Fi Dev Kit Block Diagram Socketed Through-hole Variant PART NO O c Digi International Inc. 6. Disconnect switches 0 Xee Wi-i or Xee Z isconnect switches ar raph river ar raph U-to-serial converter U onnector Vibration Motor Power upply Input:.V to V Output:.V PWM-to-frequency converter circuit uzzer (kz) arrel ack

More information

VF-co-cc. F3Jr CPU CLOCK GEN. ATI M64-M or M76-M NORTH DDR2 SO-DIMM0 BRIDGE DDR2 SO-DIMM1 TPM 1.2 INFINEON SLB9635 SOUTH BRIDGE EC ITE IT8510E

VF-co-cc. F3Jr CPU CLOCK GEN. ATI M64-M or M76-M NORTH DDR2 SO-DIMM0 BRIDGE DDR2 SO-DIMM1 TPM 1.2 INFINEON SLB9635 SOUTH BRIDGE EC ITE IT8510E 0 0 0 0 0 0 0 lock iagram ystem etting * PU-YONH(HOT) PU-YONH(PWR) * N-PM(HOT) * U ONN * I ROM * LE * R Mx x Option PU YONH MEROM W W LOK EN I 0 FJr 0 0 0 N-PM(MI & F) N-PM(RPHI) N-PM(R) N-PM(PWR) 0 &

More information

MSP430F16x Processor

MSP430F16x Processor MSP0x Processor V_. V_ V_. U Vcc Vcc R 0K SW, ETHER_T_00, ETHER_T_0, ETHER_T_0, ETHER_T_0, ETHER_T_0, ETHER_T_0, ETHER_T_0, ETHER_T_0 P.0/TLK P./T0 P./T P./T P./SMLK P./T0 P./T P./T /RST/NMI 0.u P UTTON_

More information

G D8V_S3 667/8000MHz WXGA/SXGA+ LVDS. New card G577 USB 2.0. ACPI in 1 TRL8101E 23 PCI-E / USB 2.0 LPC BUS KBC.

G D8V_S3 667/8000MHz WXGA/SXGA+ LVDS. New card G577 USB 2.0. ACPI in 1 TRL8101E 23 PCI-E / USB 2.0 LPC BUS KBC. E YTEM / Project code: TP P0 lock iagram YTEM / Mobile PU PWQI LK EN. ILPRYLFT-P RTMT-0-V-RT HOT U Penryn, /00/0MHz@.0V Line Out odec H udio PI-E/U.0 L IHM New card PIe ports MI In PI/PI RIE M/M Pro/ U.0

More information

CPU T2060 4xx,5xx Series PAGE 2,3. FSB 533MHz. GMCH-M Calistoga 943GML B0:02G PAGE 6,7,8,9,10,11 DMI Interface PCIE *1 ICH7-M PCIE *1

CPU T2060 4xx,5xx Series PAGE 2,3. FSB 533MHz. GMCH-M Calistoga 943GML B0:02G PAGE 6,7,8,9,10,11 DMI Interface PCIE *1 ICH7-M PCIE *1 TERE lock iagram PE FN ENR M0RMZ PE, PU T00 xx,xx eries PE PE LK EN 0 HRER RUT F MHz Power n equence PE 0 TP PE PE LV & NV RT MH-M alistoga ML 0:00000 PE,,,,0, M nterface R-MHz ual hannel R PE,, -MM X

More information

RF_3_SHUTD_0 RF_4_SHUTD_0 RF_3_SHUTD_1 RF_4_SHUTD_1 RF_3_GPIO_2 RF_4_GPIO_2 RF_3_GPIO_3 RF_I2C_SDA RF_I2C_SCL RF_4_GPIO_3 RF_1_SHUTD_0 PORT_EXP

RF_3_SHUTD_0 RF_4_SHUTD_0 RF_3_SHUTD_1 RF_4_SHUTD_1 RF_3_GPIO_2 RF_4_GPIO_2 RF_3_GPIO_3 RF_I2C_SDA RF_I2C_SCL RF_4_GPIO_3 RF_1_SHUTD_0 PORT_EXP R HUT_0 R HUT_0 R HUT_ R HUT_ R PIO_ R PIO_ R PIO_ R PIO_ R HUT_0 R HUT_0 R HUT_ R HUT_ R PIO_ R_IO_[0:] R PIO_ E_T_TO_E_RT E_T_TO_E_RT MVRK_E MO_EL MVRK_E MO_EL E_RT_TO_E_T MVRK_E MO_EL MVRK_E MO_EL E_RT_TO_E_T

More information

Virtex 5 FF1136 DUT. Single Ended Socket Clocks 2X. Differential SMA MGT Clocks 2X D. Differential SMA Clocks 2X. Upstream Connector.

Virtex 5 FF1136 DUT. Single Ended Socket Clocks 2X. Differential SMA MGT Clocks 2X D. Differential SMA Clocks 2X. Upstream Connector. PGE System Monitor ux PGE System Monitor PGE System ce Upstream PGE Upstream onnector PGE Single Ended Socket locks X PGE ifferential SM locks X PGE ifferential SM MGT locks X PGE - Power us and Switches

More information

CP2102 TESTAMATIC SYSTEMS POWER 5V TO 3.3V SECTION PINOUT CHECK DECOUPLING CAPACITORS. Btype USB connector TSPL_PPS_1 2.2

CP2102 TESTAMATIC SYSTEMS POWER 5V TO 3.3V SECTION PINOUT CHECK DECOUPLING CAPACITORS. Btype USB connector TSPL_PPS_1 2.2 VUS R V_IN V TO.V SETION.V SI_RX SI_TX 0E R PINOUT HEK MINISM00F- Resettable Fuse F 00m WHITE 00nF U GN EN IN IN TPS PG nc OUT OUT 0k R 0.V 00nF Power_Good MIRO US IS INITE S ON TX RX 0.uF VUS TR RI GN

More information

VCC 52 VCC 21 AVCC PF0(ADC0) 60 PF1(ADC1) 59 PF2(ADC2) 58 PF3(ADC3) 57 PF4(ADC4/TCK) 56 PF5(ADC5/TMS) 55 PF6(ADC6/TDO) 54 PF7(ADC7/TDI) SCL TXD

VCC 52 VCC 21 AVCC PF0(ADC0) 60 PF1(ADC1) 59 PF2(ADC2) 58 PF3(ADC3) 57 PF4(ADC4/TCK) 56 PF5(ADC5/TMS) 55 PF6(ADC6/TDO) 54 PF7(ADC7/TDI) SCL TXD POWER ELETRONIS **- Switching Power Regulation** V and.v outputs are isolated from High Voltage, but not each other Isolated Power Supply power.sch FTI US URT FTI US URT ftdi_uart.sch Safety Loop Wiring

More information

PCIextend 174 User s Manual

PCIextend 174 User s Manual PIextend 7 User s Manual Preliminary M6- February Sycard Technology 8-F Miraloma Way Sunnyvale, 98 (8) 79- (8) 79- FX PIextend 7 User s Manual Page. Introduction Sycard Technology's PIextend 7 PI extender

More information

H-LCD700 Service Manual

H-LCD700 Service Manual H-L00 Service Manual FULT ESIPTION: SOUN onfirm the volume isn t in silent mode before check. heck I0 () plug has audio output or not Speaker damaged heck I0 has supply V or not heck power heck I0 () plug

More information

H NT Z N RT L 0 4 n f lt r h v d lt n r n, h p l," "Fl d nd fl d " ( n l d n l tr l t nt r t t n t nt t nt n fr n nl, th t l n r tr t nt. r d n f d rd n t th nd r nt r d t n th t th n r lth h v b n f

More information

3V3 DECOUPLING DS90LV018A MCLKTON 4U7/10V +/-10% C196 +/-10% LCLK1IN+ NMCLKTON SK18 74LS123 MULTI +/-5% C N C94 10N

3V3 DECOUPLING DS90LV018A MCLKTON 4U7/10V +/-10% C196 +/-10% LCLK1IN+ NMCLKTON SK18 74LS123 MULTI +/-5% C N C94 10N 0 THIS RWG ONORMS TO.S. -T-0-00-0- U/0V +/-% 00N +/-0% 0N +/-0% U/0V +/-% 00N +/-0% 0 0N +/-0% R R 0R % P/0V +/-% K % U S YLLOW U 0 U U S0LV0 MLKTON /R S S R SK LS MULTI U/0V +/-% 00N +/-0% 0N +/-0% LLK+

More information

Block Diagram SGTL5000 PG. 3. Power PG. 8. Communication PG.6. I2S Signals PG.7. Analog Inputs PG.4. Analog Outputs PG.5.

Block Diagram SGTL5000 PG. 3. Power PG. 8. Communication PG.6. I2S Signals PG.7. Analog Inputs PG.4. Analog Outputs PG.5. lock iagram I R Select I/SPI Mode Select MLK Source ommunication PG. US to I/SPI IS Signals PG. nalog Inputs PG. IS Interface Line-In / Microphone nalog Outputs PG. Headphone SGTL PG. igital Header P PSI

More information

Reference Schematic for LAN9252-HBI-Multiplexed Mode

Reference Schematic for LAN9252-HBI-Multiplexed Mode Reference Schematic for LN-HI-Multiplexed Mode onfigurations HI Multiplexed mode EEPROM - F (High) Port mode Port0 & Port = opper Page No. Schematic Page Title Power Supply LN(Part) LN(Part), Strap & EEPROM

More information

Design Overview. Page 2 Power,Flash,SDcard User switch,reset switch. Page 3 Ethernet. Page 4 Audio. Page 5 USB. Page 6 JTAG,BOOTSW,LED,Header

Design Overview. Page 2 Power,Flash,SDcard User switch,reset switch. Page 3 Ethernet. Page 4 Audio. Page 5 USB. Page 6 JTAG,BOOTSW,LED,Header esign Overview Page Power,Flash,Scard User switch,reset switch. Page Ethernet Page udio Page US Page JTG,OOTSW,LE,Header isclaimer: Schematic's are for reference only. provides no warranty for the use

More information

+3.3V PRE_EMPH_0 DIST_GAIN_1 -JTAG_EMU JTAG_TMS -JTAG_TRST JTAG_TCLK JTAG_TDO PA_MUTE JTAG_TDI TCK TRST EMU VDDEXT1 TMS ADSP21375 GND31 GND7 GND32

+3.3V PRE_EMPH_0 DIST_GAIN_1 -JTAG_EMU JTAG_TMS -JTAG_TRST JTAG_TCLK JTAG_TDO PA_MUTE JTAG_TDI TCK TRST EMU VDDEXT1 TMS ADSP21375 GND31 GND7 GND32 REV Eng ate: Revision escription C E F ECN# JT_TI JT_TO JT_TRT JT_TCLK JT_TM JT_EMU P_MUTE PRE_EMPH_0 IT_IN_.V 0 9 9 0 9 9 0 9 90 0.V C 0 9 0 0 0 9 9 0 9 REET 0 C C C0 C C9 HEET INEX ECRIPTION URT_TX R.V

More information

VREF XREF=1/A1,1/B2,7/A2 C103 AVDD 0.1U VDDCORE DRVDD VDDIO ENC+ ENC- AIN+ OVR EC2 XREF=2/B2 XREF=2/B2 XREF=2/B2 XREF=2/A1 XREF=1/A1,7/B1 XREF=2/B2

VREF XREF=1/A1,1/B2,7/A2 C103 AVDD 0.1U VDDCORE DRVDD VDDIO ENC+ ENC- AIN+ OVR EC2 XREF=2/B2 XREF=2/B2 XREF=2/B2 XREF=2/A1 XREF=1/A1,7/B1 XREF=2/B2 --00_: RV;E,F,G,H,J,K,L,M,N,P,R V;H,H,J,J,K,K,L,L,M,M,N,N,P,P V;,,,,,,,E,E,F,F,G,G SMOE MOE S EXP EXP EXP0 HIPI HIIPI HIPI HIPI0 EXTFILTER GN_ GN_0 IN- IN+ EN- EN+ VREF V_ES N RY PLK PULK LK SYN SYN SYN

More information

A L A BA M A L A W R E V IE W

A L A BA M A L A W R E V IE W A L A BA M A L A W R E V IE W Volume 52 Fall 2000 Number 1 B E F O R E D I S A B I L I T Y C I V I L R I G HT S : C I V I L W A R P E N S I O N S A N D TH E P O L I T I C S O F D I S A B I L I T Y I N

More information

POWER Size Document Number Rev Date: Friday, December 13, 2002

POWER Size Document Number Rev Date: Friday, December 13, 2002 R0 [ /W 0 0.00uF/00V - D0 KP0M L0 L D0 N 0 00uF/00V 0 0.uF R0 M [ /W R0 M [ /W R0 M [ /W R0 M [ /W 0 0.00uF/KV D0 PS0R 0 0uF R0 00K [ W D0 FR0 R0 0 [ /W O O T0 O,, POWER X'FMR 0, D0 DQ0 R [ /W 0.00uF/00V

More information