UW3 Block Diagram. XDP Page 31. Page 3~5. Port x3 WWAN. Page 20 Page 16. Page 6~10. SIM Card. Page 20 AUDIO CODEC IDT 92HD79BX

Size: px
Start display at page:

Download "UW3 Block Diagram. XDP Page 31. Page 3~5. Port x3 WWAN. Page 20 Page 16. Page 6~10. SIM Card. Page 20 AUDIO CODEC IDT 92HD79BX"

Transcription

1 P STK UP L LYER : TOP LYER : SGN LYER : IN LYER : IN LYER : V LYER : OT SYSTEM POWER +VPU/+VPU(RT) R SMR_VTERM +.VSMVREF/+.VSUS(RT) PGE PU ORE RT GFX ORE(RT) PGE +.V(RT) PGE +.V(RT) PGE VP.V(RT) PGE PGE SYSTEM HRGER ISLHZ-T PGE." L Panel PGE Touch Pad Keyboard Power SW Page RT Page ST."H/SS Page LVS Page.KHz UW lock iagram Intel PineView-M.KHz EN K KQF MI x Intel Tigerpoint LP Micro-FG x mm TP~.W x mm MMP alls TP~.W Page ~ Page ~ H UIO OE IT HX Page Page Page WWN Page Page Page Page Page Page WWN SIM ard XP Page HLK_PU,HLK_PU#; HLK_MH,HLK_MH# REFSSLK,REFSSLK#; REFLK,REFLK# US.,, US. Port x Page LN Realtek RTLEL-V / Page PI-Express X X X X Page ITP_LK,ITP_LK# LK_PIE_IH,LK_PIE_IH# ard Reader ard Reader Socket Page MHz R MT/s Single hannel MHz RJ Page R SO-IMM G Max. Page R* or R* Raw ard- or Raw ard- format LOK GEN LRS luetooth /WLN WLN Page.MHz Touch Screen H ecoder Page Page RII Myte Page SIM ard Socket Page MHz Webcam IOS SPI Flash Page FN G Page Int SPK igital MI HP/MI OMO JK Page Page Page PROJET : UW Quanta omputer Inc. Size ocument Number Rev N LOK IGRM ate: Thursday, September, Sheet of

2 E +.V [,,,,,,,] +V [,,,,,,,,,,,,,,,,,,] U +VPU [,,,,,,,,] P/V_ LK_XIN_K X PU HLK_PU# [] HLK_PU [] ifferential ore clk Y PUT MHZ.MHZ/P/PPM PU_F HLK_MH# [] HLK_MH [] ifferential HOST clk MHZ LK_XOUT_K PUT_F P/V_ X HLK_ITPN [] PM_STPPU# PU_STOP# PU_ITP/SR RP ITP_LK# [] HLK_ITPP ITP_LK [] ifferential ITP clk MHZ K_STPPI# PUT_ITP/SRT *PR-S- PI_STOP# REFSSLK [] [,] PLK_SM_M SMLK MHz_NonSS/SRT/SE [,] PT_SM_M REFSSLK# [] ifferential SS clk MHZ SMT MHz_SS/SR/SE LKEN OTT_/SRT REFLK [] R _ K_PWRG/P# [] LK_R_ REFLK# [] ifferential PLL clk MHZ LK_US R OT_/SR R _ [] LK_US_ LK_PIE_WWN [] [] PU_SEL R K/F_ US_MHz/FSL LK_FS_R [] PU_SEL R K/F_ SRT/R#_ ifferential WWN PIE clk MHZ SR/R#_ R *_ FSL/TEST_MOE LK_PIE_WWN# [] R _ M_IH_R [] LKM_IH LK_PIE_MI [] [] PU_SEL PU_SEL REF/FSL/TEST_SEL SRT R K/F_ LK_PIE_MI# [] ifferential Pine view MI clk MHZ SR L LMPGSN//ohm_ +V_K m +V SR LK_PIE_IH# [].U/V_ VREF LK_PIE_IH [] ifferential TP MI clk MHZ VPI SRT.U/V_.U/V_ V LK_PIE_EOER# [] P/V_.U/.V_ V SR/R#_E.U/V_ LK_PIE_EOER [] ifferential H ecoder clk MHZ VSR SRT/R#_F.U/V_.U/V_ VPU SRT LK_PIE_WLN [] LK_PIE_WLN# [] ifferential WLN PIE clk MHZ SR +.V L LMPGSN//ohm_ +VP_K.U/V_.U/V_.U/V_ P/V_.U/.V_.U/V_.U/V_.U/V_ PIE_REQ_MINI#_R PIE_REQ_LN#_R LK_PIE_ST# [] PI/R#_ LK_US_ PI/R#_ TME PI/TME R _ PLK_EUG [] Select PLK_K_R GNREF PI R _ PLK_K [] PIN / PIN / _SEL PI/_Select PIN p/v_ GNPI PLK_IH_MP_R R _ GN PI_F/ITP_EN PLK_IH [] GN * OT_ / OT_# LLK / LLK# LKM_IH GN GNSR Thermal P GNSR SR_ / SR_# M / M_SS p/v_ GNSR +V GNPU N LK_R_ PLK_EUG PLK_K p/v_ *p/v_ +V V_IO VPLL_IO VSR_IO VSR_IO VSR_IO VPU_IO ISLRSKLFT R K/F_ IT L SLG LWF RTK L PIE_REQ_MINI# PIE_REQ_LN# TME _SEL R R LK_PIE_LN [] LK_PIE_LN# [] /F_ /F_ ifferential PIE LN clk MHZ PIE_REQ_MINI# [] PIE_REQ_LN# [] LK_PIE_ST [] ifferential ST clk MHZ ITP_EN(PIN) +V p/v_ PM_STPPU# PU_SEL PLK_IH R K/F_ +V +VPU *p/v_ R *_/S P/V_ LKEN LKEN [] P/V_ SRT SR SR/R#_G SRT/R#_H SRT/STT SR/ST R */F_ R R R R K/F_ K/F_.K/F_.K/F_ * PLK_IH_MP_R PIN/ SR#/SR ITP/ITP# R K/F_ +V LK_FS_R P/V_ PIE_REQ_MINI# [] LK_PWRG# R K/F_ Q MENE R K/F_ *P/V_ RF PV LK_US R *p/v_ RF UW lose to U UW [] PM_STPPI# PM_STPPI# R +V *_ R K/F_ K_STPPI# FS FS SEL SEL FS SEL PU SR PI REF RESERVE US OT Spread %. own. own. own. own. own. own. own PROJET : UW Quanta omputer Inc. Size ocument Number Rev N lock Gen ate: Thursday, September, Sheet of E

3 OSFN_ R K/F_ L U XP_RSV_ XP_RSV_ XP_RSV_ XP_RSV_ XP_RSV_ XP_RSV_ XP_RSV_ XP_RSV_ XP_RSV_ XP_RSV_ XP_RSV_ XP_RSV_ XP_RSV_ XP_RSV_ XP_RSV_ XP_RSV_ XP_RSV_ XP_RSV_ RSV PINEVIEW_M REV =. VG RT_HSYN RT_VSYN RT_RE RT_GREEN RT_LUE RT_IRTN RT T RT LK _IREF PL_REFLKINP PL_REFLKINN PL_REFSSLKINP PL_REFSSLKINN PM_EXTTS#_/PRSLPVR PM_EXTTS#_ PWROK RSTIN M VG_HSYN_R M VG_VSYN_R N P P N L L P VG_IREF R Y Y K PM_EXTTS#_ J PM_EXTTS#_ L PNV_PROK RSTIN R R R R R R R R R /F_ /F_ /F_ /F_ /F_ /F_ VG T [] VG LK [] REFLK [] REFLK# [] REFSSLK [] REFSSLK# [] *_/S K/F_ *_/S /F_ VG_HSYN [] VG_VSYN [] RT_R [] RT_G [] RT_ [] PM_PRSLPVR [,] +V TP_PWROK [] PLT_RST# [,,,,,] [] L_KLT_EN [] INT_LVS_PWM [] EILK [] EIT [] L_V_EN [] INT_TXLLKN [] INT_TXLLKP [] INT_TXLOUTN [] INT_TXLOUTP [] INT_TXLOUTN [] INT_TXLOUTP [] INT_TXLOUTN [] INT_TXLOUTP R.K/F_ EILK EIT U U LV LKM U LV LKP R LV TM_ R LV TP_ N LV TM_ N LV TP_ R LV TM_ R LV TP_ LIG R LV_IG J LV_VG N LV_VREFH N LV_VREFL L LKLT_EN L LKLT_TL L LTL_LK K LTL_LK K L_LK K L_T H LV_EN LVS PINEVIEW_M REV =. IH [,,,,,,,,,,,,,,,,,,] +V [,,,,,,,] +.V SMI_ E M_ H FERR_ H LINT F LINT F IGNNE_ E STPLK_ F PRSTP_ G PSLP_ G INIT_ G PRY_ E PREQ_ F THERMTRIP_ E PROHOT_ PUPWRGOO W R H_GTLREF GTLREF /F_ H_SMI# [] H_M# [] H_FERR# [] H_INTR [] H_NMI [] H_IGNNE# [] H_STPLK# [] IH_PRSTP# [] H_PSLP# [] H_INIT# [] XP_H_PRY# [] XP_H_PREQ# [] H_THERMTRIP# [,] +.V H_PROHOT_# [,] PU_PWRG [,] RSV_TP RSV_TP R RSV_TP R RSV_TP XP_TMS XP_TI XP_H_PREQ# XP_TK +.V HLK_MH# [] HLK_MH [] PM_EXTTS#_ RSV_TP W RSV_TP T RSV_TP V OF +V R K/F_ RSV_TP R K/F_ N.G QM XP PU MIS R _ R _ R _ R _ HPL_LKINN W HPL_LKINP W PV- PM_EXTTS#_ [] EILK EIT [] XP_OST_ [] XP_OST_ [] XP_OST_ [] XP_OST_ [] XP_TI [] XP_TO [] XP_TK [] XP_TMS [] XP_TRST# [] H_THRM [] H_THRM XP_TI XP_TO XP_TK XP_TMS XP_TRST# G E G F G E PM PM PM PM PM #/RSV PM #/RSV PM #/RSV PM #/RSV RSV TI TO TK TMS TRST_ THRM_ THRM_ PU RSV RSV LKN LKP SEL_ SEL_ SEL_ VI_ VI_ VI_ VI_ VI_ VI_ VI_ RSV RSV RSV RSV RSV_TP RSV_TP EXTGREF H L E H J K PU_SEL H PU_SEL K PU_SEL H H H G G F E L H K K H_EXGREF HLK_PU# [] HLK_PU [] PU_SEL [] PU_SEL [] PU_SEL [] PU_VI [] PU_VI [] PU_VI [] PU_VI [] PU_VI [] PU_VI [] PU_VI [] PU_SEL PU_SEL PU_SEL R _ R _ R _ +.V XP_TRST# R _ XP_PM# : Length<mil [] H_THRM [] H_THRM H_THRM H_THRM RSV_ RSV_ OF hange ual core for UW N.G QM PINEVIEW_M [] MI_TXP [] MI_TXN [] MI_TXP [] MI_TXN.U/V_.U/V_.U/V_.U/V_ MI_TXP_ MI_TXN_ MI_TXP_ MI_TXN_ U F MI_RXP_ F MI_RXN_ H MI_RXP_ G MI_RXN_ REV =. MI MI_TXP_ MI_TXN_ MI_TXP_ MI_TXN_ G G H J MI_RXP [] MI_RXN [] MI_RXP [] MI_RXN [] +.V R /F_ +.V R K/F_ H_EXGREF H_GTLREF [] LK_PIE_MI# [] LK_PIE_MI N N R R N N EXP_LKINN EXP_LKINP RSV RSV RSV RSV EXP_IOMPI EXP_ROMPO EXP_RIS RSV_TP RSV_TP L L L N P EXP_OMP R EXP_RIS R./F_ /F_ R.K/F_ U/.V_ R K/F_ U/.V_ P/V_ K J M L RSV_K RSV_J RSV_M RSV_L OF RSV_K RSV_L RSV_M RSV_N K L M N N.G QM PROJET : UW Quanta omputer Inc. Size ocument Number Rev N Pineview MI/isplay(/) ate: Thursday, September, Sheet of

4 +.VSUS [,,,,,] +.VSMVREF [,] +.VSUS R K/F_ +.VSMVREF R *_ +R_VREF R K/F_ +V_S +.VSUS R R K/F_ K/F_.U/V_ R_RM_PWROK MMT Q [,] SUS# SUS# R K/F_ MMT Q U/.V_ Intel R R *_ [] R_RM_RST_N R_PG +.VSUS R_RM_PWROK R *_ M S M S M S M_S# M_S# M_KE M_KE M_OT M_OT M_LK M_LK# M_LK M_LK# U REV =. M Q[..] [] [] M [..] M M QS M M[..] [] H M R M_ R QS_ M QS[..] [] J M QS# M R M_ R QS_ M QS#[..] [] K M M M R M_ R M_ K M R M_ J M Q M R M_ R Q_ H M Q M R M_ R Q_ K M Q M R M_ R Q_ F J M Q M R M_ R Q_ G H M Q M R M_ R Q_ K M Q M R M_ R Q_ K M Q M R M_ R Q_ E H M Q M R M_ R Q_ E J M R M_ J M QS M R M_ R QS_ J M QS# R M_ R QS_ M M R M_ R_PG [] [] M WE# [] M S# [] M RS# [] M S [] M S [] M S [] M_S# [] M_S# [] M_KE [] M_KE [] M_OT [] M_OT [] M_LK [] M_LK# [] M_LK [] M_LK# R K/F_ R R +.VSUS M WE# M S# M RS# R_RM_RST_N R_RM_PWROK K R WE J R S K R RS J R S_ H R S_ K R S_ H R S_ K R S_ J R S_ J R S_ H R KE_ H R KE_ K R KE_ J R KE_ K R OT_ H R OT_ H R OT_ K R OT_ G R K_ F R K_ R K_ R K_ R K_ R K_ F R K_ G R K_ RSV_ RSV_ RSV_ RSV_ K R_RMRST R_RM_PWROK RSV_TP RSV_TP +R_VREF L./F_ SM_ROMP R_VREF K./F_ SM_ROMP# R_RP J R_RPU.U/V_.U/V_ K RSV R_ N.G QM PINEVIEW_M OF R Q_ R Q_ R Q_ R Q_ R Q_ R Q_ R Q_ R Q_ R QS_ R QS_ R M_ E M Q M Q E M Q G M Q M Q M Q M Q M Q M QS M QS# M M M Q R Q_ G M Q R Q_ G M Q R Q_ F M Q R Q_ G M Q R Q_ F M Q R Q_ F M Q R Q_ M Q R Q_ E R QS_ K R QS_ K R M_ J R Q_ R Q_ R Q_ R Q_ R Q_ R Q_ R Q_ R Q_ R QS_ R QS_ R M_ R Q_ R Q_ R Q_ R Q_ R Q_ R Q_ R Q_ R Q_ R QS_ R QS_ R M_ M QS M QS# M M H M Q J M Q K M Q J M Q F M Q H M Q L M Q J M Q G M QS G M QS# M M E M Q G M Q F M Q M Q G M Q F M Q E M Q M Q E M QS G M QS# J M M M Q R Q_ E M Q R Q_ G M Q R Q_ M Q R Q_ M Q R Q_ M Q R Q_ G M Q R Q_ M Q R Q_ E R QS_ R QS_ R M_ R Q_ G R Q_ G R Q_ R Q_ R Q_ J R Q_ J R Q_ E R Q_ R QS_ R QS_ R M_ R Q_ R Q_ R Q_ R Q_ R Q_ R Q_ R Q_ R Q_ E M QS F M QS# F M M M Q M Q M Q M Q M Q M Q M Q M Q M QS M QS# M M W M Q M Q M Q W M Q M Q M Q M Q W M Q PROJET : UW Quanta omputer Inc. Size ocument Number Rev N Pineview R(/) ate: Thursday, September, Sheet of

5 SENSE_R +V._VRT +VP_MI +V._VK_R VSENSE_R +V._MIHMPLL +V._V +V._LLV +VP_VPLL_MI +V_ORE [] +.V [,,,,,,,] +.V [] +V_GFX_ORE [] +.VSUS [,,,,,] +V [,,,,,,,,,,,,,,,,,,] SENSE [] VSENSE [] +V_ORE +.V +V_ORE +.V +.V +.V +.V +V_GFX_ORE +.V +.VSUS +.V +V +.V +.VSUS +.V +.V +.V +.V +.V +.V Size ocument Number Rev ate: Sheet of Quanta omputer Inc. PROJET : UW N Pineview Power(/) Thursday, September, Size ocument Number Rev ate: Sheet of Quanta omputer Inc. PROJET : UW N Pineview Power(/) Thursday, September, Size ocument Number Rev ate: Sheet of Quanta omputer Inc. PROJET : UW N Pineview Power(/) Thursday, September, Zo=./Space=mil Zo=./Space=mil U/.V_.U/.V_ U/.V_ U/.V_ U/.V_ U/.V_ U/.V_ U/.V_ U/.V_ U/.V_ U/.V_ U/.V_ U/.V_ U/.V_ U/.V_ U/.V_ R *_/S R *_/S R *_/S R *_/S R *_/S R *_/S U/.V_ U/.V_ R *_/S R *_/S.U/.V_.U/.V_ U/.V_ U/.V_ U/.V_ U/.V_.U/V_.U/V_.U/V_.U/V_ U/.V_ U/.V_ U/.V_ U/.V_ R *_/S R *_/S U/.V_ U/.V_ U/.V_ U/.V_ R /F_ R /F_ U/.V_ U/.V_ R *_/S R *_/S.U/V_.U/V_ *U/.V_ *U/.V_ R /F_ R /F_ U/.V_ U/.V_ MI EXP\RT\PLL POWER R PU LVS GFX/MH PINEVIEW_M REV =. OF UE N.G QM MI EXP\RT\PLL POWER R PU LVS GFX/MH PINEVIEW_M REV =. OF UE N.G QM VSFR PL V V V V V V V V V V V V V V V E V E V E V F V F V F V G V G V G V H V H V H V H V J V J V J V J V K V K V K V L V L V L V L V N V N V N V N VSENSE SENSE V Y V VP VP VLV V VLV W V_MI T V_MI T V_MI T RSV P VSFR_MIHMPLL VP E VGFX T VGFX T VGFX T VGFX T VGFX T VGFX V VGFX V VGFX W VGFX W VGFX W VGFX W VSM K VSM L VSM L VSM L VK_R K VK_R L V_R U V_R U V_R U V_R U V_R U V_R U V_R V V_R V V_R V V_R W V_R W VK_R VK_R V PL VRT T V_GIO T VRING_EST J VRING_WEST VRING_WEST V_LGI_VI VRING_WEST VSM K VSM K VSM L V_HMPLL V U/.V_ U/.V_ U/.V_ U/.V_ U/.V_ U/.V_ U/.V_ U/.V_ R *_/S R *_/S U/.V_ U/.V_.U/.V_.U/.V_.U/.V_.U/.V_ GN PINEVIEW_M OF REV =. UF N.G QM GN PINEVIEW_M OF REV =. UF N.G QM F F E E E E E RSV_NTF E RSV_NTF RSV_NTF RSV_NTF RSV_NTF L RSV_NTF L RSV_NTF L RSV_NTF L L RSV_NTF L L L RSV_NTF K RSV_NTF K K RSV_NTF K RSV_NTF K J J RSV_NTF J H H H H H H G G F F F F F E E E E E E E RSV_NTF RSV_NTF RSV_NTF RSV_NTF T Y Y Y W W W W W W W W W W W V V V V V U U U U T R R R P P P P P P P P N N N N N N N N N M M L L L L L L L K K K K K K K K K J J J J H H H H H H G G G G G F F F.U/.V_.U/.V_ U/.V_ U/.V_ R *_/S R *_/S U/.V_ U/.V_ U/.V_ U/.V_ U/.V_ U/.V_.U/.V_.U/.V_ U/.V_ U/.V_

6 [,,,,] [,,] +.V +V_S U TGP UL [] MI_RXN [] MI_RXP [] MI_TXN [] MI_TXP [] MI_RXN [] MI_RXP [] MI_TXN [] MI_TXP R R P P T T T T T T U U V V V V MIRXN MIRXP MITXN MITXP MIRXN MIRXP MITXN MITXP MIRXN MIRXP MITXN MITXP MIRXN MIRXP MITXN MITXP MI USPN USPP USPN USPP USPN USPP USPN USPP USPN USPP USPN USPP USPN USPP USPN USPP H H H H J J K K K K L L M M N N USP- [] USP+ [] USP- [] USP+ [] USP- [] USP+ [] USP- [] USP+ [] USP- [] USP+ [] USP- [] USP+ [] USP- [] USP+ [] USP- [] USP+ [] US_PORT # US_PORT # US_PORT # amera ard reader WLN/T TS WWN [] PIE_RXN_LN [] PIE_RXP_LN LN [] PIE_TXN_LN [] PIE_TXP_LN [] PIE_RXN [] PIE_RXP WLN [] PIE_TXN [] PIE_TXP [] PIE_RXN [] PIE_RXP WWN [] PIE_TXN [] PIE_TXP [] PIE_RXN [] PIE_RXP H decoder [] PIE_TXN [] PIE_TXP K K.U/V_ PIE_TXN_ J.U/V_ PIE_TXP_ J M M.U/V_ PIE_TXN_ K.U/V_ PIE_TXP_ K L L.U/V_ PIE_TXN_ L.U/V_ PIE_TXP_ M P P.U/V_ PIE_TXN_ N.U/V_ PIE_TXP_ N PERN PERP PETN PETP PERN PERP PETN PETP PERN PERP PETN PETP PERN PERP PETN PETP PI-E US O# O# O# O# O# O#/GPIO O#/GPIO O#/GPIO USRIS USRIS# LK E E G G F USO# USO# USO# USO# USO# USO# USO# USO# USRIS R./F_ LK_US_ [] USO# RP USO# USO# USO# USO# RP USO# USO# USO#.KX.KX +V_S +.V R./F_ MI_OMP H J MI_ZOMP MI_IROMP EMI LK_US_ [] LK_PIE_IH# [] LK_PIE_IH W W MI_LKN MI_LKP R */F_ GNM(QMJN) *p/v_ PROJET : UW Quanta omputer Inc. Size ocument Number Rev N TigerPoint MI/PIE(/) ate: Thursday, September, Sheet of

7 +V [,,,,,,,,,,,,,,,,,,] +.V [,,,,,,,] U TGP UL PH_GPIO R RSV E RSV RSV RSV RSV Y RSV RSV RSV Y RSV RSV W RSV V RSV E RSV E RSV RSV U RSV RSV RSV RSV RSV Y RSV RSV E RSV E RSV RSV V RSV RSV RSV RSV GPIO ST HOST STRXN STRXP STTXN STTXP STRXN STRXP STTXN STTXP ST_LKN ST_LKP STRIS# STRIS STLE# GTE M# PUSLP# IGNNE# INIT_V# INIT# INTR FERR# NMI RIN# SERIRQ SMI# STPLK# THERMTRIP# E E STRIS# R U GTE Y Y Y Y H_FERR_R# T RIN# SERIRQ V H_THERMTRIP_R ST_RXN [] ST_RXP [] ST H ST_TXN [] ST_TXP [] LK_PIE_ST# [] LK_PIE_ST [] R K/F_ +V GTE [] H_M# [] H_IGNNE# [] H_INIT# [] H_INTR [] H_NMI [] RIN# [] SERIRQ [] H_SMI# [] H_STPLK# [] SERIRQ GTE R R RIN# R PH_GPIO R./F_ ST_LE# [] +.V R _ R +V.K_.K_ K/F_ K/F_ H_FERR# [] *_/S +.V R _ H_THERMTRIP# [,] GNM(QMJN) PROJET : UW Quanta omputer Inc. Size ocument Number Rev N TigerPoint Sata/Host(/) ate: Thursday, September, Sheet of

8 [,,,,,,,,,,,,,,,,,,] +V U TGP +V +V [] PLK_IH [] PI_SERR# STRP# and STRP# internal pull high R R R R T T K/F_.K_ T PI_EVSEL# J PI_IRY# PME# PI_SERR# PI_STOP# F PI_LOK# PI_TRY# PI_PERR# PI_FRME# PI_REQ# PI_REQ# PH_GPIO PH_GPIO PH_GPIO PH_GPIO PI_INT# PI_INT# PI_INT# PI_INT# PI_INTE# PI_INTF# PI_INTG# PI_INTH# E G G H E H F T PH_WP K/F_ PH_RSV K.K_ PH_RSV M UL PR EVSEL# PILK PIRST# IRY# PME# SERR# STOP# PLOK# PI TRY# PERR# FRME# GNT# GNT# REQ# REQ# GPIO/ STRP# GPIO/ STRP# GPIO GPIO PIRQ# PIRQ# PIRQ# PIRQ# PIRQE#/GPIO PIRQF#/GPIO PIRQG#/GPIO PIRQH#/GPIO STRP# RSV RSV /E# /E# /E# /E# E H L J E E L G H H M L PI_INT# PI_INT# PI_INTF# PI_INT# PI_IRY# PI_LOK# PI_PERR# PI_TRY# PI_EVSEL# PI_FRME# PI_REQ# PI_REQ# PI_STOP# PI_SERR# PI_INT# PI_INTH# PI_INTG# PI_INTE# RP RP RP R R RP.KX.KX.KX.K_.K_.KX +V +V +V +V +V GNM(QMJN) IRQ escription IH oot IOS select PH_GPIO (INT PU) PH_GPIO (INT PU) oot IOS Location PIRQ PIRQ PIRQ US UHI ontroller #, # ' odec; option for SMUS US UH ontroller #; ST/IE Native Mode SPI PI LP (efault) SWP Override strap PIRQ PIRQE PIRQF US UHI ontroller # Internal LN; Option for SI, TO, HPET#,, Option for SI, TO, HPET#,, PH_WP (INT PU) Low = swap override enabled High = efault PIRQG PIRQH Option for SI, TO, HPET#,, US EHI ontroller; Option for SI, TO, HPET#,, PI_GNT# Internal PU Should not be P PROJET : UW Quanta omputer Inc. Size ocument Number Rev N TigerPoint PI(/) ate: Thursday, September, Sheet of

9 [,,,,,,,,,] [,,,,,,,,,,,,,,,,,,] [,,] +VPU +V +V_S U TGP UL integrated pull-up of k - k.check list. +V_S *p/v_ *p/v_ Z_SOUT Z_ITLK Z_RST# Z_SYN RT EMI LKM_IH R _ EMI-M p/v_ *p/v_ +VPU P/V_ p/v_ p/v_ +VRT RV- R K/F_ RV- Y.KHZ +VRT R R M_ [,] L [,] L [,] L [,] L [,] LFRME# [] Z_ITLK [] Z_RST# [] Z_SIN [] Z_SOUT [] Z_SYN [] LKM_IH U/.V_ K/F_ R M_ U/.V_ T R _ R _ R _ R _ T T T T T T J *SHORTP LRQ# LRQ# Z_ITLK_R Z_RST#_R Z_SOUT_R Z_SYN_R LKM_IH LN_RST# RT_X RT_X RT_RST# SMLERT# SM_LK SM_T SM_LINK_LERT# SMLINK SMLINK SPI_MISO SPI_MISI SPI_S# SPI_LK SPI_R V Y W Y Y P U W V P Y U E T V T P W T U W V T E H E H F F R T M P R GPIO.V GPIO.V GPI LRQ#/GPIO M_USY#/GPIO L/FWH L/FWH L/FWH L/FWH GPIO.V GPI GPIO GPIO.V GPI GPIO GPIO.VSUS GPI GPIO GPIO.VSUS GPI GPIO LRQ# LFRME# GPIO.VSUS GPI GPIO GPIO.VSUS GPI GPIO GPIO.VSUS GPI GPIO H_IT_LK GPIO.VSUS GPI GPIO H_RST# GPIO.VSUS GPI GPIO H_SI PRSLPVR H_SIN STP_PI# H_SIN STP_PU# H_SOUT H_SYN LK EE_S EE_IN GPIO.VSUS GPO GPIO.VSUS GPO GPIO.VSUS GPO GPIO.VSUS GPO GPIO.VSUS GPO GPIO GPIO GPIO GPIO GPIO LKRUN# EE_OUT EE_SHLK LN_LK GPIO.V GPO GPIO.V GPO GPIO.V GPI GPIO.V GPI GPIO GPIO GPIO GPIO LNR_STSYN LN_RST# PUPWRG/GPIO LN_RX LN_RX THRM# LN_RX VRMPWRG LN_TX MH_SYN# LN_TX PWRTN# LN_TX RI# SUS_STT#/LPP# RTX SUSLK RTX SYS_RESET# RTRST# PLTRST WKE# SMLERT#/GPIO INTRUER# SMLK PWROK SMT RSMRST# SMLLERT# INTVRMEN SMLINK SPKR SMLINK SLP_S# SPI_MISO SLP_S# SPI_MOSI SLP_S# SPI_S# SPI_LK TLOW# SPI_R PRSTP# PSLP# RSV LP UIO LN EPROM RT SM SPI MIS T M_USY# W OR I W OR I K H M WWN_OFF# PH_GPIO PH_GPIO P PH_GPIO E PH_GPIO PM_PRSLPVR Y PM_STPPI# PM_STPPU# R MI ENLE F LKRUN# U OR I RF_OFF# *K/F_ PU_PWRG TP_THRM# R V VRMPWRG R MH_SYN# E NSWON# H IH_RI# G SUS_STT# SUSLK G SYS_RST# G PLTRST# PIE_LN_WKE# T SM_INTRUER# U TP_PWROK IH_INTVRMEN J SPKR_L H E F SUS# SUS# PM_TLOW# IH_PRSTP# H_PSLP# F R KSMI# [] SI# [] WWN_OFF# [] PM_PRSLPVR [,] PM_STPPI# [] PM_STPPU# [] LKRUN# [] RF_OFF# [] PIE_WWN_ET# [] T_OMO_EN# [] *_/S *_/S PU_PWRG [,] T T PM_THRM# [] LKEN [] NSWON# [] SYS_RST# [] PLT_RST# [,,,,,] PIE_LN_WKE# [,] RSMRST# [] SPKR [] SUS# [] SUS# [,] IH_PRSTP# [] H_PSLP# [] NSWON# KSMI# SYS_RST# SMLERT# SM_LINK_LERT# R PM_TLOW# PIE_LN_WKE# R SMLINK SMLINK SM_LK SM_T WWN_OFF# PH_GPIO PH_GPIO PH_GPIO PH_GPIO IH_RI# SI# LKRUN# TP_THRM# MH_SYN# M_USY# R R R R R R R R R R R R R R R R R R R R *K/F_.K_ K/F_ K/F_ K/F_.K_ K/F_ K/F_ K/F_ K/F_ K/F_ K/F_.K_.K_ K/F_.K_ K/F_.K_ +V.K_ K/F_ K/F_ K/F_ - +VRT_ T T_ONN SM_INTRUER# +V Q MENE SM_LK R +V K/F_ +V PLK_SM_M [,] GNM(QMJN) R.K_ R.K_ R.K_ oard I OR I R OR I R OR I R I I *.K_ *.K_ *.K_ I IH_INTVRMEN Enable (default) isable R INTVRMEN K/F_ +VRT PLTRST# R K/F_ LN_RST# R.K_ TP_PWROK R K/F_ RSMRST# R K/F_ -k pull-down to GN check list. +V Q MENE SM_T R K/F_ +V PT_SM_M [,] [] IMVP_PWRG_E R *_ +V GPIO This signal has a weak internal pull-up. If the signal is sampled high, the MI interface is strapped to operate in coupled mode (No coupling capacitors are required on MI differential pairs). If the signal is sampled low, the MI interface is strapped to operate in coupled mode (oupling capacitors are required on MI differential pairs). NOTE: oard designer must ensure that MI implementation matches the strap selection. Z_SOUT (INT P) Z_SYN (INT P) escription * x s [,] IMVP_PWRG [,,] EPWROK U TSHFU PV- SUSLK TP_PWROK SUSLK [] TP_PWROK [] MI ENLE R K/F_ x s( port/ lanes) PROJET : UW Quanta omputer Inc. Size ocument Number Rev N TigerPoint GPIO(/) ate: Thursday, September, Sheet of

10 [,,,,,,,,,,,,,,,,,,] +V [,,,,,,] +V [,,,,] +.V [,,,,,,,] +.V [,,] +V_S [,] +V_S UE POWER TGP VREF F m VREF_SUS F m VSTPLL Y m VRT E m VMIPLL Y m VUSPLL F m V_PU_IO W m. V V M V M V N. V J V K V P V V. V H V V F V G V R V T. VSUS F VSUS N VSUS K VSUS F +V_VREF R U/.V_ +RV_VREF_SUS R.U/V_ +V._STPLL.U/V_.U/V_.U/V_ +VRT +V._VMIPLL.U/V_.U/V_.U/V_ U/.V_ U/.V_ U/.V_ U/.V_ U/.V_ U/.V_ +V U/.V_ U/.V_ U/.V_.U/V_.U/V_ +V_S U/.V_ U/.V_.U/V_ RV- +V /F_ +V RV- +V_S /F_ +V_S L uh/m_ U/.V_ +.V +.V +.V L.U/.V_ *_/S +.V UF UL TGP E F G G H H H K K K K K L M M N N N N N P P P R R T T V V V V V V W W Y Y E E E GNM(QMJN) G E F RSV E GNM(QMJN) PROJET : UW Quanta omputer Inc. Size ocument Number Rev N TigerPoint Power(/) ate: Thursday, September, Sheet of

11 +R_VREF M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M QS M QS# M QS M QS# M QS M QS# M QS M QS# M QS# M QS# M QS# M QS# M QS M QS M QS M QS +R_VREF_ON R_RM_RST_N +R_VREF_ON +R_VREF PM_EXTTS#_ +.VSMVREF +.VSMVREF +.VSUS [,,,,,] +V [,,,,,,,,,,,,,,,,,,] M Q[..] [] M [..] [] M S [] M S [] M S [] M M[..] [] M QS[..] [] M QS#[..] [] M_LK [] M_LK# [] M_LK [] M_LK# [] M_KE [] M_KE [] M_S# [] M RS# [] M S# [] M WE# [] M_S# [] M_OT [] M_OT [] PT_SM_M [,] PLK_SM_M [,] R_RM_RST_N [] PM_EXTTS#_ [] +.VSMVREF [,] +.VSMVTT [] +.VSUS +.VSUS +.VSUS +V +.VSUS +.VSMVTT +.VSMVTT Size ocument Number Rev ate: Sheet of Quanta omputer Inc. PROJET : UW N RII SOIMM Thursday, September, Size ocument Number Rev ate: Sheet of Quanta omputer Inc. PROJET : UW N RII SOIMM Thursday, September, Size ocument Number Rev ate: Sheet of Quanta omputer Inc. PROJET : UW N RII SOIMM Thursday, September, RF R K/F_ R K/F_.U/V_.U/V_ R K/F_ R K/F_.U/V_.U/V_ P/V_ P/V_.U/V_.U/V_ R SO-IMM (Standard ) N R_SO-IMM_SOKET_.V_Standard R SO-IMM (Standard ) N R_SO-IMM_SOKET_.V_Standard Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q N N TEST / / / / / / /P _# / / M M M M M M M M QS QS QS QS QS QS QS QS K K# K K# KE KE RS# S# WE# S# S# S S S SL Vspd V V V V V V V V V V V V / QS# QS# QS# QS# QS# QS# QS# QS# OT OT RST# V V V V V V EVENT# VREF Vref VTT VTT.U/V_.U/V_.U/V_.U/V_ R K/F_ R K/F_ R K/F_ R K/F_.U/.V_.U/.V_.U/.V_.U/.V_.U/V_.U/V_.U/V_.U/V_ R *_ R *_.U/.V_.U/.V_.U/.V_.U/.V_.U/V_.U/V_ R K/F_ R K/F_.U/.V_.U/.V_.U/V_.U/V_ T T R K/F_ R K/F_.U/V_.U/V_ R *_ R *_.U/.V_.U/.V_.U/.V_.U/.V_ P/V_ P/V_.U/V_.U/V_.U/V_.U/V_

12 [,,,,,,,,,,,,,,,,,,] +V +V +VRT F mils +VRT FUSE.V_POLYSSM spec is V.U/V_ MIL RT PORT [] RT_R [] RT_G [] RT_ R /F_ R R /F_ /F_ L L L.P/V_.P/V_.P/V_ KLL KLL KLL RT_R RT_G RT_.P/V_.P/V_.P/V_ EMI RT ONN N +V R *_/S LK.U/V_ R R *_/S *_/S RTVSYN RTHSYN U R *_/S T [] VG_VSYN RTVSYN_L +V U MVHGTFG MVHGTFG *P/V_ *P/V_ *P/V_ *P/V_ [] VG_HSYN RTHSYN_L +V +V R K/F_ [] VG LK VG LK +V Q MENE LK +V R K/F_ T [] VG T VG T Q MENE R K/F_ R K/F_ +VRT +V_RT RV- PROJET : UW Quanta omputer Inc. Size ocument Number Rev N RT ate: Thursday, September, Sheet of

13 +V [,,,,,,,,,,,,,,,,,,] [] LK_R_ PU for internal LK input Unstuff for external XTL(MHZ) R +V R R *_/S XTLO p/v_ R *K_ *P/V/OG_ K/F_ XTL_TR.K/F_ [] USP- [] USP+ X_# S_WP S_# SP XTLI RREF XTLO Y *MHz MOE_SEL XTL_TR GPIO EEO EES EESK EEI X_# S_WP S_# MS_ S_T/X_ MS_ RREF M P MHZ_XTLO MHZ_XTLI MOE_SEL U X_LE X_E# X_LE S_T/X_RE# S_T/X_WE# X_RY S_T/X_WP#/MS_ S_M S_T/X_/MS_ S_LK/X_/MS_LK S_T/X_/MS_ N MS_INS# S_T/X_/MS_ S_T/X_/MS_ X_/MS_ X_/MS_S V_PLL_IN VREG_OUT V_IN N V_ IN V_IN SP SP SP SP SP SP SP S_M_R SP SP SP MS_# SP SP SP SP VREG.U/V_.U/V_.U/V_ S_LK_MS_LK R lose to hipset S_LK_MS_LK U/.V_ +V.U/.V_ *_/S SP p/v_.u/v_ Note: S/MM MS X SP SP X_# SP S_WP SP S_# SP S_T X_ SP MS_S X_ SP MS_ X_ SP S_T MS_ X_ SP S_T MS_ X_ SP MS_INS# SP S_T MS_ X_ SP S_LK MS_SLK X_ SP S_T X_ SP S_T X_WP# SP X_R/# SP S_T X_WE# SP S_T X_RE# SP X_LE SP X_E# SP X_LE +V Without memory card m suspend current u.u/.v_ R *_/S +V R *K/F RST# Internal have pull Hi K U/.V_ RST# Realtek RTS N R_V_OUT G G_PLL GN GN +VR U/.V_ +VR.U/V_.U/V_.U/V_ RTS max output current for.. X card m S/MM m MS/MSPRO m +VR +VR G/F: FHMR +VR XTLO R *K/F_ SP SP SP SP SP SP *P/V_ SP SP SP SP S_M_R S_LK_MS_LK SP MS_# SP SP SP N X-R/ X-RE X-E X-LE X-LE X-WE X-WP X- X- S-T S-T S-M IN-GN MS-V MS-SLK MS-T MS-INS MS-T MS-T R REER SOKET MS-T MS-S IN-GN S-V S-LK S-T X- X- X- S-T X- X- X- X-V X--SW S-WP-SW S--SW SHIEL-GN SHIEL-GN OS OS SP SP S_LK_MS_LK SP SP SP SP SP SP SP SP X_# S_WP S_# LOSE to ONN +VR.U/.V_ R */F_ *p/v_ +VR R.U/V_ K/F_.U/V_.U/V_ IN R-REER (PUSH-PUSH) Support S/S PRO/MM/MS/MS PRO/x ards To ardreader onnector PROJET : UW Quanta omputer Inc. Size ocument Number Rev N Realtek RTS & ard Reader ate: Thursday, September, Sheet of

14 +VPU [,,,,,,,,,] +V [,,,,,,,,,,,,,,,,,,] +.V [,,,,,,,] LI Switch [,] LI_E# +VPU [] NSWON# *.U/V_ HE OUT GN V PXH I-TRG.U/V_.U/.V_.U/V_ hange / place close to HE (ot side) SW NSS-N-FEEGT SI PU Thermal +V +V [] SHN# R *_ S#_EN R *.K/F_ +.V R K/F_ R K/F_ R K/F_ U mils.u/v_ R *_ S# Q *MMT H_THERMTRIP# [,] [] MLK [] MT [] PM_THRM# SLK V S LERT# OVERT# MSOP XP XN GN *P/V_ H_THRM [] H_THRM [] Q *MMT _RST# *RV- _RST# [] EPWROK [,,] *EM--ZL-TR H_THERMTRIP#_ R *K/F_ +V.Level Environment-related Substances Should NEVER be Used..Purchase ink, paint, wire rods, and Molding resins only from the business Partners that Sony approves as Green Partners. SMS non-staff, Staff Single ode: L EM--ZL-TR U EM--IZL-TR MLK +V SLK V MT H_THERMTRIP#_ PM_THRM# S P LERT# N OVERT# P GN N ual core thermal sensor for UW H_THRM P/V_ H_THRM H_THRM [] P/V_ H_THRM [] Place close to U#, ual ode: L EM--IZL-TR staff, non-staff PROJET : UW Quanta omputer Inc. Size ocument Number Rev N Power otton ate: Thursday, September, Sheet of

15 +TRLV R LMPGSN RF PV RF PV +V_LN +EV +TRL [] +VLNV [,,,,,,,,,,,,,,,,,,] +V [] +VLNV Power trace Layout > mil +VLNV lose to PIN.U/V_ P/V_.U/V_ P/V_.U/V_ lose to RTLE pins--,,,,. U/.V_ U/.V_ lose to RTLE pins-- U/.V_.U/V_ P/V_ RF VT..U/V_ lose to PIN, RF VT..U/V_ *.U/V_.U/V_ XTL +TRLV P/V_.U/V_ close Pin U/.V_ R.K/F_ LNRSET XTL LE_ Y MHZ P/V_ P/V_ +V R K/F_ if ISOLTE pin pull-low,the LN chip will not drive it's PI-E outputs ( excluding PIE_WKE# pin ) +VLNV +V_LN MI+ MI- MI+ MI- +VLNV +TRL U V V MIP LE/EESK MIN LE/EEI N/F LE/EEO MIP EES MIN GN GN RTLEL-V-GR V N/MIP V N/MIN ISOLTE V/V PERST N/MIP LNWKE N/MIN LKREQ VTRL/SROUT GN RSET VTRVSR N/VSR N/ENSWREG KTL KTL N/V N/LV_PLL LE V V GN HSIP HSIN REFLK_P REFLK_N EV HSOP HSON EGN N/GPO N/N +V_LN SI LN_GLINK# LN_GLINK# R EES.K_ R +VLNV K/F_ +V_LN +VLNV ISOLTE LN_REST_R# R *_/S PLT_RST# PLT_RST# [,,,,,] PIE_LN_WKE# [,] PIE_REQ_LN# [] *P/V_ ISOLTE R */F_ R *RV- K/F_ VT. +VLNV LN_ISLE# [] *P/V_ PV RF *P/V_ +V_LN *P/V_ +V_LN +VLNV R *K/F_ [] PIE_TXP_LN [] PIE_TXN_LN [] LK_PIE_LN [] LK_PIE_LN# PIE_RXN_LN_L PIE_RXP_LN_L +EV.U/V_.U/V_ PIE_RXN_LN [] PIE_RXP_LN [] LE_ R *K/F_ LE_WHT_N VT. LN_GLE LE_WHT_N V VLS_ LN_GLINK# LN_GLINK# LE_ Link T LE_ *.U/V_ *.U/V_.U/V_.U/V_ LN_MX- MI+ MI- V_ MI+ MI- V_ NS NS:/ NS LF:/ LN_MX+ LN_MX- LN_MX+ LN_MT LN_MT *.U/V_ LE_ LELN LELN R *_/S Q *MENE LE_WHT_N.U/V_ LN_MT_R R.U/V_ LN_MT_R R Q *MENE /F_ /F_ LN_MT VT. VT. P/KV_ +VLNV +VLNV R +VLNV +VLNV R R _ FOR EMI */F_ R _ R.U/V_ FOR EMI *_ *_.U/V_ LN_MX- LN_MX+ LN_MX- LN_MX+ LN_YLE LE_ RJ N LN_GLE LE_WHT_N LE_WHT_P LE_WHT_N U R+ RX+ R- T T RX- T+ TX- T- MT T TX+ RX- RX+ RX- TX- TX+ RX+ TX- TX+ LE_YEL_P LE_YEL_N RJ_ONN GN PROJET : UW Quanta omputer Inc. Size ocument Number Rev N RTLL/E RJ ate: Thursday, September, Sheet of GN

16 acklight ontrol(ls) Request by HP RF(Px) +V_LV P/V_ P/V_ P/V_ P/V_ [,,,,,,,,,,,,,,,,,,] +V [,,,,,,,,,] +VPU [,,,,,,] +V [,,,,,] LE Panel(LS) R K/F_ P/V_ RV- [] EMU_LI R *_/S PN_LON ISPON R K_ +VPU *RV- [] L_KLT_EN R K/F_ LI_E# [,] R K/F_ RV- L POWER SWITH HWPG [,,,,,] +V +.V_M +.V_M.U/.V_.U/V_ L PYT-Y-N _LIGHT.U/V_.U/V_ lose to L onnector [] INT_LVS_PWM R *_ VJ [] PWM_VJ R K/F_ [] USP+ [] USP- [] IGITL_LK [] IGITL_ +V PV RF L mil LMSN +V_EI P/V_ [] EILK [] EIT [] INT_TXLOUTN [] INT_TXLOUTP [] INT_TXLOUTN [] INT_TXLOUTP [] INT_TXLOUTN [] INT_TXLOUTP [] INT_TXLLKN [] INT_TXLLKP _LIGHT *P/V_.U/V_ VJ ISPON *WM- L USP+ USP- +.V_M R LMSN IGITL_LK_L R LMSN IGITL L +V_LV *P/V_ N L ONN R K/F_ mil P/V_ +VPU LONG Q O +V_LV [] L_V_EN Q MMUNLTG R K/F_ R K/F_ LON# Q MENE.U/V_ L *_/S +LV mil R.U/V_.U/V LISHG LV :. (Rush current),. (max),.(typ) Q MENE mil U/.V_ MER POWER change for +V U mil L *_ VIN VOUT +.V_M_L *U/.V_ SHN +V +.V_M L *_/S RF GN SET *TH-.KER.U/.V_ [,,] EPWROK Vout=.(+R/R) PROJET : UW Quanta omputer Inc. Size ocument Number Rev N L PNEL/ MOULE ate: Thursday, September, Sheet of

17 +V +V lose to OE U/.V_.U/V_ [,,,,,,,,,,,,,,,,,,] [,,,,,,] +V_V_ORE U/.V_ +V +V Z_ITLK Z_SIN SENSE_ SENSE_ H_LK SENSE_ R.K/F_ +V_V [] Z_ITLK R *_/S SENSE_.U/V_ H_ITLK SENSE_ GN INT. SPEKER R _ H_SIN [] Z_SIN TO udio Jack MI P/V_ H_SI MI_L [] Z_SOUT H_SOUT HP_PORT L N R *_/S MI_R SENSE_ +V_V R_SPK+ R_SPK+_R H_SO HP_PORT R L SKT-Y-N *p/v_ VREFOUT L R_SPK- R_SPK-_R H us [] Z_SYN H_SYN VREFOUT or_f R K/F_ L SKT-Y-N R *_/S GN L_SPK+ L SKT-Y-N L_SPK+_R *p/v_ H_SYN HPOUT_L L_SPK- L_SPK-_R HP_PORT L *P/V_ L SKT-Y-N [] Z_RST# HPOUT_R H_RST# HP_PORT R TO Headphone jack Normal Open INT SPEKER ONN PORT L P/V_ IT recommand PORT R TO Internal MI hange Layout footprint to EPS [] IGITL_LK MI_LK_R VREFOUT_ R /F_ [] IGITL_ MI MI_LK/GPIO L_SPK+ TO igital MI R /F_ H_LK MI/GPIO SPKR_PORT L+ P/V_ P/V_ L_SPK- P/V_ SPKR_PORT L- P/V_ P/V_ MI/GPIO/SPIF_OUT_ TO Internal Speakers R_SPK- +V_V +V SPKR_PORT R- R +V R_SPK+ SPIF_OUT_ SPKR_PORT R+ *_ R K/F_ hanged by IT recommend [] VOLMUTE _EP EP PORT_E_L GN PORT_E_R R R RV- close, and R close R K/F_ *K/F_ P- PORT_F_L close hip *p/v_ P- PORT_F_R.U/V_.U/.V_ MP_EEP MP_EEP_R MP_EEP_R P_EEP.U/V_ R K_ P+ P+ MONO_OUT Q MENE R SPKR [] _P P K/F_.U/V VREFFILT VREFFILT GN U V_ORE V V_IO P P ITHXNLGXTX p/v_ FOR EMI V V PV PV V- VREG P/V V- _VREG.U/.V_ U/.V_ U/.V_ U/.V_ U/.V_ +V_V GN U/.V_ lose to OE.U/V_ GN L *LMPGSN//ohm_ GN U/.V_ MI_L MI_R.U/V_ +V >mils trace U/.V_.U/.V_.U/.V_ EXT_MI_R +V_V GN P/V_ GN U/.V_ GN VREFOUT_ T/G.U/V_ +V.U/V_ E VREFOUT L +V_V_R +V_V GN GN GN GN R *K/F_ *.U/V_ *.U/V_ *.U/V_ *.U/V_ GN R *_/S R K/F_ SENSE_ EX_MI_ET# SENSE_ R *_ +V_V U Vout YP GN Vin EN YSTGR R K/F_ R K_ R *_/S R *_/S R *_/S R *_/S R.K/F_ R *_/S +V_V R *K/F_ Q Q EX_MI_ET MENE GN HPOUT_L R HPOUT_R R EXT_MI_R ombo Jack (Headphone/MI) LMSN./F_ L EXP_HPOUT_L LMSN./F_ L EXP_HPOUT_R JK_SEN# LMSN L EXP_MI_R UIO JK ONN N JK_SEN# *P/V_ GN GN *MENE +V_V R K/F_ EXT_MI_R + EXT_MI_REF - R K_ EX_MI_ET +V_V R K/F_ U GTU comparator P/V_ P/V_ GN GN V P/V_ P/V_ *VLS_ P/V_ RF GN GN GN GN GN GN PROJET : UW Quanta omputer Inc. GN GN N Size ocument Number Rev zalia ITH Thursday, September, ate: Sheet of E

18 +OREPLL_V +PIE_V +M_R_VREF R_LK_N R_LK_P R_ R_ R_ R_ R_ R_ R_ R_ R_ R_ R_ R_ R_ R_ R_ R_ R_LK_N R_LK_P R_WE R_RS R_S R_LM R_UM R_OT R_LQS_P R_LQS_N R_UQS_P R_UQS_N R_KE +PIEPLL_V +PIE_V PIE_RXP_ PIE_RXN_ LK_EOER_REQ# +OREPLL_V R_S R_RS R_ R_ R_Q R_Q R_OT R_ R_ R_Q R_Q R_LQS_P R_ R_ R_Q R_Q R_LM R_ +M_R_VREF R_ R_Q R_Q R_LQS_N R_ R_UQS_P R_ R_Q R_Q R_LK_P R_UQS_N R_ R_ R_Q R_Q R_LK_N R_UM R_ R_ R_WE R_Q R_Q R_KE R_ R_ R_Q R_Q R_Q R_Q R_Q R_Q R_Q R_Q R_Q R_Q R_Q R_Q R_Q R_Q R_Q R_Q R_Q R_Q LOW_PWR_N XTLIN XTLOUT R_RESET_N R_RESET_N R_ZQ +M_R_VREF +PIEPLL_V +.V [,,,,] +V [,,,,,,,,,,,,,,,,,,] +.V [] PIE_RXN [] PIE_TXN [] PIE_TXP [] PLT_RST# [,,,,,] PIE_RXP [] LK_PIE_EOER# [] LK_PIE_EOER [] +.V +.V +.V +.V +.V +V +.V +.V +.V +.V +V +V +V +.V +.V +V +V +.V +.V +V Size ocument Number Rev ate: Sheet of Quanta omputer Inc. PROJET : UW N ROOM M Thursday, September, Size ocument Number Rev ate: Sheet of Quanta omputer Inc. PROJET : UW N ROOM M Thursday, September, Size ocument Number Rev ate: Sheet of Quanta omputer Inc. PROJET : UW N ROOM M Thursday, September, LOSE M LOSE R RF ESRIPTION Vendor R RM onfiguration Table R Mx, bit R Mx, bit HYNIX SMSUNG KWGE-H HTQGFR- KLZGTW KLGGT MHZ MHZ Vendor P/N QI P/N LOSE M LOSE U GPIO_ set to for OTP boot strap GPIO_ set to for R SW detection T T *.U/V_ *.U/V_ *.U/V_ *.U/V_ R *.K/F_ R *.K/F_ *.U/V_ *.U/V_ *.U/.V_ *.U/.V_ R *_ R *_ *.U/.V_ *.U/.V_ *.U/V_ *.U/V_ *.U/V_ *.U/V_ R */F_ R */F_ L *LMSN L *LMSN *.U/V_ *.U/V_ *P/V_ *P/V_ T T T T R *_ R *_ *P/V_ *P/V_ *.U/.V_ *.U/.V_ *.U/V_ *.U/V_ *.U/.V_ *.U/.V_ R *.K/F_ R *.K/F_ *.U/V_ *.U/V_ *P/V_ *P/V_ R */F_ R */F_ Y *MHZ Y *MHZ *.U/V_ *.U/V_ R *.K/F_ R *.K/F_ *.U/V_ *.U/V_ *.U/V_ *.U/V_ T T *.U/.V_ *.U/.V_ *.U/V_ *.U/V_ *.U/.V_ *.U/.V_ *.U/V_ *.U/V_ *.U/.V_ *.U/.V_ *.U/V_ *.U/V_ R *_ R *_ *.U/.V_ *.U/.V_ *.U/V_ *.U/V_ L *LMSN L *LMSN *P/V_ *P/V_ *P/V_ *P/V_ *.U/.V_ *.U/.V_ *.U/V_ *.U/V_ T T *.U/V_ *.U/V_ *.U/V_ *.U/V_ *.U/.V_ *.U/.V_ T T ROOM M U *M ROOM M U *M VO_OTP RV VO_ VO_ F N RV RV M RV M V H V H VO_ F RV F RV H RV M RV K LK_OSV RV RV V E V E V F V F V G V G N J N J N K N H N LOW_PWR_N L REG_V REG_OUT_P PERST_N K PIEPLL_V M PIE_V L PIE_T_P J PIE_T_N J PIE_REFLK_P M PIE_REFLK_N M PIE_R_P K PIE_R_N K PIE_PTEST_P J PIE_PTEST_N K GPIO_/G_URT_TX/TEST_IN/TP_IN F GPIO_/G_URT_RX/TEST_IN/TP_IN F GPIO_/G_URT_TX/TEST_IN/TP_IN E GPIO_/G_URT_RX/TEST_IN/TP_IN E GPIO_/G_URT_TX/TEST_LK/TP_IN E GPIO_/G_URT_RX/TEST_REQ/TP_IN GPIO_/TEST_K/TP_IN GPIO_/TEST_OUT/TP_IN GPIO_/TEST_OUT/TP_IN GPIO_/RO_ORE_TESTOUT/TEST_OUT/TP_IN GPIO_/RO_IO_TESTOUT/TEST_OUT/TP_IN GPIO_/PIE_MIO/TP_IN EJTG_TRST_N G EJTG_TMS G EJTG_TO H EJTG_TI H EJTG_TK G EJTG_E H OREPLL_V N LKREQ_N L LK_XTL_P LK_XTL_N S_S_S M S_S_SL M E E E E F F G G G G H H J J K K L L L M N R_ZQ R_WE R_VREF F R_UQS_P L R_UQS_N L R_UM K R_RESET_N R_RS F R_OT R_LQS_P J R_LQS_N K R_LM J R_Q K R_Q H R_Q G R_Q H R_Q G R_Q L R_Q H R_Q G R_Q J R_Q L R_Q M R_Q L R_Q M R_Q K R_Q M R_Q L R_LK_P J R_LK_N J R_KE F R_S E R_ R_ R_ R_ R_ R_ E R_ E R_ R_ R_ R_ R_ R_ R_ R_ R_ EEPROM_LK/PIE_M EEPROM_T R *_ R *_ L *LMSN L *LMSN R *_ R *_ -LL SRM R U *Hynix _R KLZGTW -LL SRM R U *Hynix _R KLZGTW WE L RS J S K S L KE K K J K K QSU M N P N P P R R T R /P L R Q E Q F Q F Q F Q H Q H Q G Q H Q# # #E E # N#J J V# V# VQ# VQ# VQ# VQ# N#L L N#J J VQ#E E ZQ L RESET T QSL F MU ML E Q# Q# Q# Q#E E QSU Q#E E QSL G VQ#F F Q#F F Q#G G VQ#H H VQ#H H Q#G G VREF M #G G V#G G OT K N P V#K K / N #J J V#K K Q Q Q Q Q Q Q Q T T M M VREFQ H N#L L V#N N V#N N V#R R V#R R #J J #M M #M M #P P #P P #T T #T T VQ# R *.K/F_ R *.K/F_ *.U/V_ *.U/V_ R */F_ R */F_ *.U/V_ *.U/V_ *.U/V_ *.U/V_ *.U/V_ *.U/V_ *.U/V_ *.U/V_ *.U/V_ *.U/V_

19 * * +V [,,,,,,] +V [,,,,,,,,,,,,,,,,,,]." ST H OR SS(TOSHI) +V_H +V urrent rating:. change for UW R *_ N GN GN RXP RXN GN TXN TXP GN lose to ST onnecter < " ST_TXP_ ST_TXN_ ST_RXN_ ST_RXP_.U/V_.U/V_.U/V_.U/V_ ST_TXP [] ST_TXN [] ST_RXN [] ST_RXP [] +V +V_H *U/.V_ U/.V_ *U/.V_ *.U/V_.V.V.V GN GN GN V V V GN RSV GN V V V +VST.U/V_.U/.V_ *.U/V_ L PYT-Y-N U/.V_ +V_H +V +V GN H ONN P/V_ P/V_ P/V_ P/V_ H H M/ Screw Hole H *H-P H *H-P H *H-P H *h-texdp- H *H-EXP H *H-P H *H-P H *H-P GN H *H-P H *h-exdp H *H-TSSP-R- EMI spring P *spad-rexnp H *H-P H *H-P PU RKET mini card H H-P H H-P H/// H H-P FN H H *H-N FN H *H-OXXNP H *H-N P *spad-snp H *H-P H *H-P H PROJET : UW Quanta omputer Inc. Size ocument Number Rev N ST H/SREW HOLE ate: Thursday, September, Sheet of

20 +VPU [,,,,,,,,,] +.V [,,,,] +V [,,,,,,,,,,,,,,,,,,] +V [,,,,,,] +.V_WLN *P/V_ +V_WLN *P/V_.U/V_ +.V_WLN.U/V_ *.U/.V_ *.U/V_ *.U/V_ +V_WLN.U/V_ *.U/.V_ +VPU.U/V_ Mini PI-E ard Half Mini PI-E WLN The value of the capacitor is suggest by Siemens HQ expert. For against MHz RF interference. The value of capacitor is pf. For against MHz RF interference. The value of capacitor is pf. nf/nf value capacitor use for against ES purpose. Request by HP RF +.V_WLN +V_WLN +V_WLN +V_WLN +V R *_/S R *_/S +.V R *_/S Q *O R +.V_WLN *K_ PIE_REQ_MINI# +VPU [] [,,,,,] [] [] [,] [] [].U/V_ [] [] [] [] [] [] PIE_TXP PIE_TXN PIE_RXP PIE_RXN PLK_EUG PLT_RST# LK_PIE_WLN LK_PIE_WLN# PIE_REQ_MINI# T_OMO_EN# PIE_LN_WKE# [] [] [] [] [] PIE_TXP PIE_TXN PIE_RXP PIE_RXN LK_PIE_WWN LK_PIE_WWN# E_EUG FOR K EUG R R R +V_WLN Full mini PIE for WWN Mini PI-E ard LK_PIE_WWN LK_PIE_WWN# R *_/S *_/S T_OMO_EN_R# short *_/S short +V_WWN *_/S N GN PETp PETn GN GN PERp PERn GN MINI PIE H GN N GN PETp PETn GN GN PERp PERn GN MINI PIE H SM_LK +.V GN +.Vaux PERST# W_ISLE# GN GN +.V GN +.V USP+ USP- GN REFLK+ REFLK- GN LKREQ# T_HLK T_T WKE# +.V GN +.V LE_WPN# LE_WLN# LE_WWN# GN US_+ US_- GN SM_T GN REFLK+ REFLK- GN LKREQ# T_HLK T_T WKE# +.V GN +.V LE_WPN# LE_WLN# LE_WWN# GN US_+ US_- GN SM_T SM_LK +.V GN +.Vaux PERST# W_ISLE# GN GN WW_LINK# +.V GN +.V GN +V_WWN +.V_WWN R *K/F_ WW_LINK# +V_WWN PLT_RST# WWN_OFF#_R +UIM_VPP UIM_RST UIM_LK UIM_T +UIM_PWR R *K/F_ MINI_LE# WLNE# R R *K/F_ Q *MENE USP+ [] USP- [].U/V_ WLN_RST# *RV- RF_LINK_# +V_WWN RF_OFF# [] SI +V L [,] L [,] L [,] L [,] LFRME# [,] +V UIM_T_R close to N USP+ [] USP- [] WWN LE R R R K/F_ *_/S *_ R.U/.V_ *K/F_ R *K/F_ R R R *_ *_ *_/S R K/F_ R _ *_/S R R R *_ *_/S *_/S RF_LINK# WW_LINK_R#.U/V_ +V +UIM_VPP UIM_T_R +UIM_VPP WLNE# LUELE# RF_LINK_# PLT_RST# [,,,,,] R *K/F_ WW_LINK_R# [] +V_WWN PIE_WWN_ET# [].U/V_ close to N +V WLN_RST# MINI_LE# WLNE# SIM R +V_WLN +V ombo LE SIM R SIGNLS ROUTE PRLLEL U H VN H *M_ST N GN VPP I_O N/ N/ T ET Non-HF: FHSFR ES H SIM R SOKET V RST VP H Q LK GN GN GN GN [] *MENE Q *MENE Q *MENE WWN_PWON# Q R S WLN_MOS +V R +UIM_PWR UIM_RST UIM_LK *O *.U/V_ G *.K_ *P/V_ R No-Stuff PIE_REQ_MINI# RF_LINK_# +VPU R *RV- *K/F_ RV- *VW.U/V_ R *K/F_ *K_ No Staff R K/F_ R K/F_ *K/F_ RF WLN_MOS Q *MENE +V.U/V_ UIM_LK UIM_T UIM_RST +V LUELE# [] RF_LINK# [] losed N close to N *K/F_ *.U/V_ G - R *K/F_ Q *MENE *O S Q R R *.K/F_ +VPU WLN_PWON# [] *p/v_ *p/v_ P/V_ *.u/v_ +V_WWN.U/V_ +.V_WWN P/V_ P/V_.U/V_ U/.V_/S.U/V_.U/V_ +V_WWN P/V_.U/V_ U/.V_/S +.V_WWN R P/V_ *_/S +.V +V_WWN +V P/V_ P/V_ R _ R *K/F_ WWN_OFF#_R.U/V_ RV- WWN_OFF# [] PROJET : UW Quanta omputer Inc. Size ocument Number Rev N MINI PIE(WLN/WWN) Thursday, September, ate: Sheet of

21 x Left side US port supports Keyed US. [,,,,,,,,] [,,,,,,,,,] [,,,,,,,,,,,,,,,,,,] For Right xus Ports PWR +VPU +VPU +V +VPU U/.V_ USPW_ON# mils (Iout=) U +VSUS_USP VIN OUT VIN OUT EN OUT GN O GEPU P/V_.U/V_ TFNX- U/.V_ +VPU U/.V_ USPW_ON# mils (Iout=) U +VSUS_USP VIN OUT VIN OUT EN OUT GN O GEPU P/V_ *.U/V_ TFNX- U/.V_ +VSUS_USP mils (Iout=) U/.V_ P/V_ *.U/V_ E Need change to low enable Ps close to N Ps close to N USPW_ON# USPW_ON# [] [] USP- [] USP+ [] USP- [] USP+ [] USP- [] USP+ +VSUS_USP USP- USP+ USP- USP+ RF US ONN mils (Iout=) +VSUS_USP N L USP- GN USP+ GN GN GN *WM- USP- USP+ +VSUS_USP USP- USP+ USP- USP+ L *WM- L *WM- +VSUS_USP +VSUS_USP N GN GN GN GN US ONN N GN GN GN GN US ONN Footprint - + PWR utton/le White Single ST/LE hange R,R to ohm White Single [] PWR_LE# PWR_LE# *.U/V_ P WHITE LE LE P_LE R _ PWR LE: White for POWER ON linking for Standby +VPU [] ST_LE# P WHITE LE LE R _ +V V *VLS_ harging & ischarging/le Footprint - + V *VLS_ White /Orange WLN/LUETOOTH & WWN LE White Single White:- [] _LE_ON# [] MTLE# R _ R /F_ LE White/mber mber:- V *VLS_ R _ +VPU [] WIRE_ON# P WHITE LE LE R _ V *VLS_ +V Orange I = Vcc -Vf / R PROJET : UW Quanta omputer Inc. Size ocument Number Rev N US onn/le/pwr T ate: Thursday, September, Sheet of

22 Keyboard(K) +VPU [,,,,,,,,,] +V [,,,,,,] +V [,,,,,,,,,,,,,,,,,,] TOUH P ONNETOR hange N Pin-define and footprint MY MY MY MY MY MY MY MY P/V_ P/V_ P/V_ P/V_ P/V_ P/V_ P/V_ P/V_ MY MY MY MY MX MX MX MX P/V_ P/V_ P/V_ P/V_ MX MX MX MX P/V_ P/V_ P/V_ P/V_ P/V_ MY P/V_ P/V_ MY P/V_ P/V_ MY P/V_ P/V_ MY P/V_ [] TPLK [] TPT TPLK TPT close conn L L LMSN LMSN p/v_ p/v_ TPLK- TPT- TP_ONN N [] MY[..] [] MX[..] MY[..] MX[..] KEYOR PULL-UP +VPU MY MY MY MY RP *PR-.K MY MY MY MY +V R R.K/F_ TPLK.K/F_ TPT y EMI request, +V mils.u/v_ Pin Number Pin Name escription GN Ground Power SWL Left utton V Power Supply Voltage T ata LK lock SWR Right utton N MX MX MX MY MY MY MX MY MY MY MY MY MY MX MY MX MX MY MY MX MY MY MY MY MX [] MX [] MX [] MY [] MY [] MY [] MX [] MY [] MY [] MY [] MY [] MY [] MY [] MX [] MY [] MX [] MX [] MY [] MY [] MX [] MY [] MY [] MY [] MY [] MY MY MY MY RP *PR-.K MY MY MY MY hange fro UW UW/UW K Matrix TOUH SREEN N *Touch screen onn USP- USP+ *WM- +V L USP- [] USP+ [] +V [] VFN PU FN [] FNSIG.U/.V_ R *.U/V_ R Request R by HP RF +V K/F_ *.U/V_ R.K/F_ +V_FN FN_FON# *_/S FN_VSET +V N FN ONN FHMR FNPWR =.*VSET U VIN VO GN /FON GN GN VSET GN GPV MIL +V_FN K ONN Gnd shape PROJET : UW Quanta omputer Inc. Size ocument Number Rev N K/TP/T/PU FN/TP SREEN ate: Thursday, September, Sheet of harge LE pins Pin Pin

23 +VPU R Wireless luetooth WWN [] _RST# +VPU [,,,,,,,,,] PLK_K [] SERIRQ [,] LFRME# [,] L [,] L [,] L [,] L [] PLK_K [,,,,,] PLT_RST# [] LKRUN# U SERIRQ LFRME L L L L PILK PIRST/GPIO LKRUN V V V V V V V +VPU +VPU_E RY SI# SI/GPIOE [] GTE +VPU G/GPIO /GPI TEMP_MT [] [] RIN# R K RST# KRST/GPIO /GPI U ERST /GPI _IR [] SYS_I [] for attery charge/charge and cap board /GPI VOUT VIN [] MX KSI/GPIO [] MX -SET [] for VG/PU thermal KSI/GPIO /GPO.U/V_ [] MX KSI/GPIO /GPO ELL_SLT [] NSWON# [] MX KSI/GPIO /GPOE VFN [] +VPU R K/F_ SHN [] MX KSI/GPIO /GPOF *U/.V_ /# [] [] MX.U/.V_ KSI/GPIO IR_IN [] MX KSI/GPIO PWM/GPIOE R *K/F_ PWM_VJ [] [] MX KSI/GPIO PWM/GPIO R *K/F_ SLPTN# NR/F GN [] MY KSO/GPIO FNPWM/GPIO *TPS V-SET [] MLK [] MY KSO/GPIO FNPWM/GPIO R.K/F_ E_LIM [] MT [] MY KSO/GPIO FNF/GPIO R.K/F_ *.U/V_ FNSIG [] E_GPIO [] MY KSO/GPIO FNF/GPIO T [] MY KSO/GPIO [] MY KSO/GPIO SL/GPIO MLK [] [] MY KSO/GPIO S/GPIO MT [] To attery For.V cell battery charge support [] MY KSO/GPIO SL/GPIO MLK [] [] MY KSO/GPIO S/GPIO MT [] To PU thermal sensor I [] MY KSO/GPIO SI [] MY KSO/GPIO [] MY KSO/GPIO [] MY KSO/GPIO [] MY KSO/GPIO [] MY SUS#_R KSO/GPIOE GPIO R *_/S SUS# [] [] MY KSO/GPIOF To avoid glitch during bootup ROM Socket: FHSFS KSO/GPIO GPIO H_PROHOT_#_L HWPG [,,,,,] KSO/GPIO GPIO R *_/S H_PROHOT_# [,] EON KEGZPQ I FLSH(P) ENF-HP(SOP) RSMRST# *.U/V_ SUS#_R SUS# [,] WINON KEGFSN I FLSH(P) ENF-HP(SOP) SLPTN# PSLK/GPIO GPIO R *_/S PST/GPIO GPIO PSLK/GPIO GPIO [] IN PST/GPIO GPIO NSWON# [] [] TPLK +VPU PSLK/GPIOE GPIO EMU_LI [] [] TPT PST/GPIOF GPIO E_EUG [] IMVP_PWRG_E [] LUELE# IOS_R# GPIO *K/F_ KSMI# IOS_WR# R GPIO IOS_S# WR SELMEM/SPIS GPIO VRON [] [] PI_SERR# T SELIO/GPIO GPIO SELIO/GPIO M byte SPI IOS.U/V_ R *_ [,] IMVP_PWRG /GPX IR_IN /GPX RF VT. U R IOS_S# K/F_ /GPX T R K/F_ IOS_SPI_LK IOS_SPI_LK_R /GPX IR_RX/GPIO +VPU R LMSN E# V E_GPIO IOS_WR# [] RF_LINK# /GPX GPIO R *K/F_ SK +VPU E_GPIO IOS_R# SPI_P [] LUELE# /GPX GPIO R K/F_ SI NSWON# SO HOL# [] WW_LINK_R# /GPX GPIO SPI_P /GPX GPIO PSLE# +VPU R K/F_ WP# GPIO PWR_LE# [] [] USPW_ON# /GPX GPIO WQIG EPWROK [,,] [] SUSON /GPX GPIO RSMRST# [] [,,,,] MINON /GPX GPIO VOLMUTE [] IOS_SPI_LK [] LN_POWER /GPX GPIO [] S_ON /GPX GPIO LI_E# [,] [] WLN_PWON# /GPX For K support [] LN_ISLE# IOS_SPI_LK_R /GPX [] WWN_PWON# RY /GPX XLKO [] MTLE# P/V_ /GPX If use PH SUSLK should change to pf [] _LE_ON# /GPX RY [] WIRE_ON# Sink m current /GPX XLKI Y P/V_ T Sink m current /GPX *.KHZ For K, version Y GN RF GN *.KHZ E_VR GN VR GN GN *P/V_ hange to R as urrent loss GN.U/V_.U/.V_ SI# RV- SI# [] KQF NSWON# RV- NSWON# [] R */F_ dd Pin, for SM, for luetooth,pin for Key eep to mplifier elete T and tie pin from Lan for SM.U/V_.U/V_.U/V_.U/V_.U/V_.U/V_ U/.V_.U/V_ R *_/S +VPU P/V_ SUSLK [] P/V_ P/V_ KSMI# RV- +VPU_E KSMI# [] LMSN L +VPU *p/v_ R For K support K/F_ PROJET : UW Quanta omputer Inc. Size ocument Number Rev N K/ROM ate: Thursday, September, Sheet of

24 / +V_LW/+V_LW/+V_LW /+V_LW SI_RF SI_RF P P/V_ P P/V_ P P/V_ P P P P/V_ P/V_ P/V_ PV_RF P/V_ P/V_ P/V_ +VPU Volt +/- % ountinue current: Peak current:. OP minimum +VPU +V_LWP + P U/.V_ESR SI_RF +VPU P P/V_ P PR *_.U/V_ PR *_/S PL.uH/. PQ O PR._ PQ P O P/V_ SI_RF Rds(on) m ohm +VLW +VLW +VLW PR Place these Ps close to FETs P *.U/V_ *_ P.U/V_ PR P SS PR K/F_ *_/S P.U/V_ P P/V_ P.U/V_ P.U/V_ PR K/F_ P V P V V_F PGOO V_H V_LX P.U/V_ P PR K/F_ UZV--F P.U/.V_ PR _ P.U/V_ P.U/V_ +VLW +VLW YP OUT F ILIM PGOO ON H LX P P P P V_ST P V_L *.U/V_ +VLW ON_LO LOREFIN LO IN N. ONLO V PU RT PR P R PR K/F_ TON REF P P P P ST L V N. GN PGN L ST U/.V_ R R P.U/V_ +V_V PR V_ST _ V_L *_/S *_ SI RF REFIN ILIM OUT SKIP PGOO ON H LX P P *_ *_ P U/.V_ +V_V PR *_/S PR K/F_ V_F PGOO V_H V_LX P.U/V_ Place these Ps close to FETs Rds(on) m ohm PGOO PGOO PQ O P.U/V_ PQ O PR._ SI_RF P P/V_ P P/V_ PL.uH_. PR *_/S P *.U/V_ PR *_/S PR *_ +VPU +.V_LWP PR K/F_ P.U/V_ PV_RF P/V_ +VPU HWPG [,,,,,] P/V_ +VPU +VPU Volt +/- % ountinue current: Peak current:. OP minimum + P.U/V_ P U/.V_ESR SI_RF P P/V_ P P/V_ P/V_ +VPU P P/V_ NM. RF suggestion +VPU +VPU +VPU P P/V_ P P/V_ P.U/.V_ P U/V_ [] SHN# PROJET : UW Quanta omputer Inc. Size ocument Number Rev N VPU/VPU(RT) ate: Thursday, September, Sheet of

25 E P P P/V_ P/V_ P/V_ P/V_ P/V_ +.VSUS +VPU +.VSUS ( m ) [,] +.VSMVREF VST RVH LL P RVL RVL PR +.U/V_ OMP._ P P U_.V_.U/V_ PR P N PGN K/F_ P P/V_ PQ *P/V_ O VQSNS S_GN P PR P/V_ VFILT K/F_ PR VQSET S VQSET S *_ +VPU [,,,,] MINON [] SUSON ( VTT/ ) PU +.VSMVTT VTTGN VTT P *U/.V_ VTTSNS VLOIN P U/.V_ PR *_/S PR *_/S PR K/F_ P U/.V SON _SON TONSET PR GN *_ MOE PR _ VTTREF GN VST RVH LL S VIN S VFILT N PGOO RTGQW PR _ VFILT HWPG [,,,,,] R *_/S R_PG [] R Power Good P *RV- P.U/V_ PR _ R P U/.V_ R PR *_/S P P P P.U/V_ PR K/F_ P U/.V_ *_ *_.U/V_.U/V_ PQ O PL UH/-PMT-RMN P/V_ +. Volt +/- % ountinue current: Peak current: OP minimum +.VSUS +.VSUS PROJET : UW Quanta omputer Inc. Size ocument Number Rev N R +.VSUS/+.V ate: Thursday, September, Sheet of E

26 [] PU_VI [] PU_VI [] PU_VI [] PU_VI [] PU_VI [] PU_VI [] PU_VI [,] PM_PRSLPVR [] VRON [] LK_PWRG# [,] IMVP_PWRG [,] H_PROHOT_# V +V +V +.V SI RF R R R PR K/F_ PR PR PR PR PR *_ PR *_/S PR PR PR PR PR PR PR PR PR K/F_NT_ *_ *_ *_/S *_/S *_/S *_/S *_/S *_/S *_/S /F_ *_/S.K/F_.K/F_ *_/S /F_ PR.K/F_ V V P U/.V_ V VR_VI R VI VR_VI R VI VR_VI R VR_VI R VI VI VR_VI R VI VR_VI R VR_VI R VI VI PRSLPVR PRSLPVR VRON VRON LKEN# LKEN PGOO PGOO VRTT VRTT NT NT PR OSET OSET.K/F_ PR.K/F_ PR _ PV PU RTFGQW +VPU TON UGTE OOT PHSE LGTE ISEN ISEN_N MSET VSEN F P U/.V_ PR K/F_ TON UGTE OOT PR _ P.U/V_ PHSE LGTE ISEN ISEN_N MSET P.U/V_ P *.U/V_ VSEN P F *.U/V_ P PR _ PQ ON P *p/v_ PR K/F_ PR K/F_ PR._ P PF/V_ P P/V_ P.U/V_ PR *_/S P.U/V_ P.U/V_ PR *_/S + +PUVORE Volt +/- % ountinue current: Peak current:. OP minimum:. SI_RF PV_RF +V_ORE P +.U/V_ P P U_.V_ESR U_.V_ESR SI_RF P P P/V_ P/V_ Place this NT close to Inductor OMP RGN SOFT M OMP SOFT M P/V_ PR.K/F_ PR K/F_NT_ VSENSE [] SENSE [] Place this NT close to Inductor +.V GN P P P P P P P P P P PGN PR *K/F_ P.U/V_ PR PR PR PR PR PR PR *K_ *K_ *K_ *K_ *K_ *K_ *K_ P P/V_ PQ ON PR K/F_ PL UH/-PMT-RMN PR.K/F_ PR.K/F_ P.U/V_ P/V_ P/V_ P/V_ +V_ORE +V_ORE +V_ORE P P P P/V_ P/V_ P/V_ P p/v_ VR_VI R VR_VI R VR_VI R VR_VI R VR_VI R VR_VI R VR_VI R PR PR PR PR PR PR PR *K_ *K_ *K_ *K_ *K_ *K_ *K_ PROJET : UW Quanta omputer Inc. Size ocument Number Rev N Vcore( RT) ate: Thursday, September, Sheet of

27 +V [] _IR PV_RF Place this cap close to E IN +V_ P SS P.U/V_ HSF PJ P/V_ PQ NK [] IN PR K/F_ +V_ PR K/F_ P.U/V_ P/V_ PR.K/F_ P SS PR K/F_ OK PL _ P/V_ PR K/F_ [,,,,] +V_ +V MINON Setting the Vin min to V For EN =.V PR K/F_ PR K/F_ P U/V_ PR M_ +ISL_V OK# P SX P SX P.U/V_ PQ TEU--F P.U/V_ +V NM. RF PQ suggestion PG +V Place this ZVS close to iode away P SS PQ IM P P/V_ P PSMJ PR _ SOP SON P.U/V_ P U/V_ TIS_G PR _ PR _ [] ELL_SLT P.U/V_ P U/V_ PR /F_ OK# PQ NK Setting the Vin PR min to V.K/F_ For SET.V +ISL_V PR K/F_ PR OK_IN /F_ PR K/F_ P.U/V_ SOP_ SON OK# IN IN EN +VH ELLS_ ELL_SLT = -- S (ells = GN S) ELL_SLT = -- S (ells = V S) cells only option for cells/cells PR K/F_ PR K/F_ PQ NK +PRWSR SOP SON PRN IN SET E SI SIP SIP_ IOMP VOMP VOMP SIN SIN_ IM Place these short pad close to RSENSE +ISL_V VREF VREF =.V ells control Mounted N/ EN PR *_/S ELLS PR _ P P/V_ SIP IOMP PR *K/F_ P *P/V_ PR PR, PR, PQ PR RLWT-R P.U/V_ SIN PR _ PU ISL VOMP IM PR K/F_ P.U/V_ PR *_/S V VRFE P P/V_ VP ISL_VP PR P OOT _.U/V_ UGTE ISL_UGTE ISL_PHSE PHSE ISL_LGTE LGTE HLIM PR /F_ PGN GN VJ LIM P U/.V_ PR._ PR K/F_ Input urrent monitor V icm =. * (Vcsip - Vcsin) PR, PR, PQ PR SYS_I [] VREF VJ -SET [] harging urret setting = I chg = mv / Rsense * (Vchlim /.V) P P/V_ P *.U/V_ P *.U/V_ PR K/F_ TIS_G Place this ZVS close to Far-Far away E SI P.U/V_ P.U/.V_ P RV- PR K/F_ P *PSMJ PR.K/F_ P P/V_ OK_IN Place these Ps close to FETs P.U/V_ PQ FM PR K/F_ PQ FMZ PQ FM PR K/F_ P.U/V_ PR *K/F_ P *.U/V_ PQ TEU /#_S [] MT [] MLK PR PR._ *_/S V-SET [] PL PL PL UH/ P P/V_ E_LIM [] P UZV--F LR P.U/V_ V LIM = VREF * (Rl // K) / (Rhi // K + Rlow// K) Input curretn =. (.K, K) (./Vref * Vaclim +. ) / Rsense PR *_/S P *SS P *U/.V_ PR _ P *P/V _ PR RLWT-R PR *_/S SON SOP +V_ /# [] PR _ P UZV--F P *P/V_ PR _ TT+ SM SM _TEMP_MT P.U/V_ PR P.U/V_ PU VIN P.U/V_ PR K/F_ Place this cap close to E +THG K/F_ PMF GN PG N P P.U/V_ N P.U/V_ Vout _P PJ +VPU P.U/V_ IN SUYIN_att TEMP_MT [] P.U/V_ P.U/V_ P.U/V_ P U/V_ +VH P.U/V_ P.U/V_ PROJET : UW Quanta omputer Inc. Size ocument Number Rev N HRGER (ISL) ate: Thursday, September, Sheet of

28 +V_GFX_ORE [,,,,] MINON PR K/F_ P U/.V_ P U/.V_ +.VSUS P.U/V_ +VPU P U/.V_ VIN N PU RT VOUT EN V GN PGOO J GN +. Volt +/- % ountinue current:. Peak current: P U/.V_ +V_GFX_ORE P.U/V_ +V_GFX_ORE +V_GFX_ORE +V_GFX_ORE P P/V_ P P/V_ [,,,,,] HWPG HWPG P U/.V_ P P/V_ PR *_/S R.VJMP PR R.K/F_ PR K/F_ VO=(.(R+R)/R) R<Kohm PROJET : UW Quanta omputer Inc. Size ocument Number Rev N +.V/+.V (RT) ate: Thursday, September, Sheet of

29 VP.V P U/.V_ RTV PR _ +VPU P U/.V_ P.U/V_ P P/V_ P P.U/V_.U/V_ +.Volt +/- % ountinue current: Peak current: OP minimum: [,,,,,] HWPG [,,,,] MINON PR *_/S PR K/F_ PR K/F_ RTPG RTEN PR *U/.V_ PU S V PGOO PHSE N RT TON EN/EM P N VP ST RTOOT PR RTST _ RTF RTH RTLX PR RTTON K/F_ RTL PR PR.K/F_ K/F_ SI_RF +.V P.U/V_ SI_RF +.V +.V P P P/V_ P/V_ PV_RF P/V_ P/V_ P/V_ P *P/V_ P *.U/.V_ P *U/.V_ VIN EN N PU *RT VOUT V PGOO J GN GN +. Volt +/- % ountinue current:. Peak current: SI_RF +.V +.V +.V P *P/V_ NM. RF suggestion +.V P *P/V_ [,,,,,] HWPG GN PGN VOUT H L F RSon=m ohm PQ G O PL.UH/-PMT-RMN S/ G S P PR P/V_._ + P U_.V_ MINON PR *K/F_ +.VSUS P P *U/.V_ *.U/V_ +VPU P *U/.V_ P *U/.V_ P *.U/V_ P *P/V_ PR *_ R.VJ. PR R *.K/F_ PR *K/F_ VO=(.(R+R)/R) R<Kohm PROJET : UW Quanta omputer Inc. Size ocument Number Rev N +.V (RT) ate: Thursday, September, Sheet of

30 +V +V +.V +VLW +VPU +VLW +.VSUS +VLW +VPU [,,,,] MINON PQ TEU PR M_ PR M_ MINON_ON_G PR _ PQ NK PR _ PQ NK PR _ PQ NK PR M_ MINV P p/v_ PQ PQ O NK P.U/V_. MINON_ON_G +V PQ NK P.U/V_ PR M_.V_MIN P P/V_ P.U/V_ PQ O. MINON_ON_G +.V PQ NK P.U/V_ PR M_ MIN P p/v_ P.U/V_ PQ O. +V P P.U/V_ P/V_ +VPU P.U/V_ +V NM. RF suggestion NM. RF suggestion +V_S +V_S +VLW +VPU +VLW +VPU PR M_ S_ONG PR *_ PQ *NK PR *_ PQ *NK PR M_ S_ONV PQ NK P p/v_ P.U/V_ PQ ME-G. +V_S PQ NK PR M_ P p/v_ PQ NK P.U/V_ m +V_S [] S_ON PQ TEU PR M_ P.U/V_ P.U/V_ [] LN_POWER PQ TEU PR M_ PR M_ +VLNV PR *_ LN_POWER_G PQ *NK LN_ON +VLW +VPU PR M_ P P/V_ PQ ME-G P.U/V_. PQ +VLNV NK P.U/V_ +VPU VT. PQ *NK +VLNV P *.U/V_ [,,,,] PR MINON K/F_ P U/.V_ [,,,,,] HWPG P U/.V_ +VPU.U/V_ +VPU P P U/.V_ PR *_/S VIN EN PU RT VOUT V PGOO R J N GN GN.VJ. PR R K/F_ PR K/F_ VO=(.(R+R)/R) R<Kohm +.V +/- % ountinue current:. Peak current: P U/.V_ P U/.V_ +.V P.U/V_ PROJET : UW Quanta omputer Inc. Size ocument Number Rev N ischarge/lnv/+.v ate: Thursday, September, Sheet of

31 [] XP_H_PREQ# [] XP_OST_ [] XP_OST_ [] ITP_LK# [,,,,,] PLT_RST# [] XP_TRST# [] XP_TMS PU XP N OSFN_ OSFN_ GN OST_[] OST_[] GN OST_[] OST_[] GN HOOK HOOK HOOK HOOK VOS_ HOOK HOOK GN TO TRSTn TI TMS TK GN TK XP_H_PRY# [] XP_OST_ [] XP_OST_ [] PU_PWRG [,] ITP_LK [] +.V SYS_RST# [] XP_TO [] XP_TI [] XP_TK [] XP_TO LOSE N R _ [,,,,,,,] +.V +.V *- PROJET : UW Quanta omputer Inc. Size ocument Number Rev N XP ate: Thursday, September, Sheet of

32 Power up sequence LN/RT WKE UP ENLE. LN/RT WKE UP ISLE. +VPU/+VPU +RT_ELL +VPU/+VPU +RT_ELL G to SX RT_RST# S_ON G to SX RT_RST# NSWON# +XVS(PH's V_SUS) S_ON RSMRST#(E to PH) +XVS(PH's V_SUS) NSWON# RSMRST#(E to PH) NSWON#(E to PH) NSWON#(E to PH) SUS(PH to E) SUS(PH to E) SUSON +XVSUS SUS(PH to E) SUS(PH to E) SUSON +XVSUS SX to S MINON SX to S MINON +XV +XV HWPG(to E) VR_ON(E to VR) +VORE HWPG(to E) VR_ON(E to VR) +VORE VR_PWRG_LKEN#(VR to clock) VR_PWRG_LKEN#(VR to clock) LK_OUT(PH OUT) LK_OUT(PH OUT) EPWROK(E to PH) EPWROK(E to PH) H_PWRGOO(PH to PU) H_PWRGOO(PH to PU) PLTRST#(PH to PU...) PLTRST#(PH to PU...) PROJET : UW Quanta omputer Inc. Size ocument Number Rev N Power Sequence ate: Thursday, September, Sheet of

SY3. BlOCK DIAGRAM. Intel. TigerPoint. Intel PineView-M VGA LCD. USB CNN x2. Bluetooth WWAN. Camera

SY3. BlOCK DIAGRAM. Intel. TigerPoint. Intel PineView-M VGA LCD. USB CNN x2. Bluetooth WWAN. Camera SY lok IGRM LOK GEN SLGSPVTR 0 PU Thermal Sensor Intel PineView-M R/G/ VG attery In / & harge MHZ RII SO-IMM Micro-G LVS L Max. G US NN x luetooth SIM Socket WWN US.0 Intel MI x TigerPoint PI-E PI-E ST

More information

Lenovo Caucasus 2 (Pine Trail) Block Diagram

Lenovo Caucasus 2 (Pine Trail) Block Diagram VTERM(+.V) VTT(+.V) +.VSUS +.V +VMEM +.V +.V VPU +.V +VS L_.V L_V +V XP Thermal Sensor RT." L TS Panel Lenovo aucasus (Pine Trail) lock iagram RG LVS Pineview Micro-FG X MI VI[:] +/- PU_LK +/- HLK OT_LK

More information

Generated by Foxit PDF Creator Foxit Software For evaluation only.

Generated by Foxit PDF Creator Foxit Software   For evaluation only. I_ST I_SLK K_% R K_% R L_0 L_ L_ L_ KEY TON_STHL /F NN_ NN_ P M VS OUTL P OUTR VR MIIN VREF V HOSI LOSI R X pf LOSO.KHZ M_% pf HOSO X pf MHz HOSI 0 pf POWER Generated by Foxit PF reator Foxit Software

More information

J1B B1 B3 B5 B7 B9 B11 B13 B15 B17 B19 B21 B23 B25 B27 B29 B31 B33 B35 B37 B39 B41 B43 B45 B47 B49 B51 B53 B55 B57 VCC VCC USB_DET

J1B B1 B3 B5 B7 B9 B11 B13 B15 B17 B19 B21 B23 B25 B27 B29 B31 B33 B35 B37 B39 B41 B43 B45 B47 B49 B51 B53 B55 B57 VCC VCC USB_DET GP0 GP0 GP0 P0 GP0 GP GP GP GP GP GP GP P GP0 GP GP GP GP GP GP GP GP0 GP GP GP GP GP GP GP GP0 GP GP GP GP GP GP GP GP0 GP GP GP GP GP GP GP GP00 UINO ONE PIN EFINE GP0 GP GP GP GP GP GP GP GP0 GP GP

More information

Headers for all pins sorted by pin no. (unpopulated) TSX-1001 Cortex-M0. Oscillator 44MHz

Headers for all pins sorted by pin no. (unpopulated) TSX-1001 Cortex-M0. Oscillator 44MHz V V Way type onnector US Type onnector x.v.v Regulators Headers for all pins sorted by pin no. (unpopulated) Prototyping area with power and GNs (unpopulated) RS Transceiver US to Serial onverter Expansion

More information

RSC CHIP VDD P05 P03 P01 P04 VDD GND PWM0 AVDD VDD AVDD P0-2 P0-5 P0-1 P0-6 P0-4 P0.3 GND P00. Y1 3.58MHz P00 P01 AGND P01 P00 P02 P02 P07 P0-0 P0-7

RSC CHIP VDD P05 P03 P01 P04 VDD GND PWM0 AVDD VDD AVDD P0-2 P0-5 P0-1 P0-6 P0-4 P0.3 GND P00. Y1 3.58MHz P00 P01 AGND P01 P00 P02 P02 P07 P0-0 P0-7 Place as close to pins of U as possible. RS HIP 0-00 RS-x emo/evaluation oard: RS-000 Thursday, ecember, 00 Size ocument Number Rev ate: Sheet of P XI P0 P0 P0 P0 P00 PN P0 P0 P0 P0 P0 P0 P0 P0 P XO -XM

More information

HF SuperPacker Pro 100W Amp Version 3

HF SuperPacker Pro 100W Amp Version 3 HF SuperPacker Pro 00W mp Version Revised 0 0 V Stamps KOOR This is the third generation HF SuperPacker Pro 00W Version home construction project offered by HF Projects. This is a group construction project

More information

PCB NO. DM205A SOM-128-EX VER:0.6

PCB NO. DM205A SOM-128-EX VER:0.6 V. M0 M M M M M M M MQM0 MQS0N MQS0P M M M0 M M M M M MQM MQSN MQSP U RM R0 Q00 M0 U Q0 M T Q0 M R Q0 M U Q0 M U Q0 M T Q0 M T Q0 M T M0 M U QS0N M U QS0P M0 M W0 Q0 M W Q0 M V0 Q0 M U0 Q M W Q W Q 0 V

More information

Reference Schematic for LAN9252-SPI/SQI+GPIO16 Mode

Reference Schematic for LAN9252-SPI/SQI+GPIO16 Mode Reference Schematic for LN-SPI/SQI+GPIO Mode onfigurations SPI/SQI+GPIO Mode EEPROM - F (High) Port mode Port0 & Port = opper Page No. Schematic Page Title Power Supply LN(Part) LN(Part), Strap & EEPROM

More information

KEIm Baseboard. PAGE DESCRIPTION 1 Block Diagram, History 2 SoM Connector. 3 LCD Connector. 4 Ethernet. 5 UART 6 Analog 7 Peripheral 8 Power

KEIm Baseboard. PAGE DESCRIPTION 1 Block Diagram, History 2 SoM Connector. 3 LCD Connector. 4 Ethernet. 5 UART 6 Analog 7 Peripheral 8 Power KEIm aseboard REV TE PGES ESRIPTION.0.0 Oct//0 ll INITIL REVISION RELESE..0 Feb//0 ll MP REVISION RELESE PGE ESRIPTION lock iagram, History SoM onnector L onnector Ethernet URT nalog Peripheral Power KONO

More information

NV11,4Mx16 DDR, RGB, INTERNAL DVI-I, AGP.

NV11,4Mx16 DDR, RGB, INTERNAL DVI-I, AGP. . NV.V 00PF 00PF 00PF 0.UF 0.UF 0.UF 0.UF 0UF 0UF 0 0.UF 0.UF.V TO- -pin package Semtech Z, Unisem US0 00 NV O- RG-PWR-IN.V@ /- 0mV 0UF 00PF 00PF 0 00PF 0UF 00PF 0UF 0 0.UF 0 00PF 0.UF 0 O0 U POWR SNS

More information

8V Title SCHEMATIC, 8V89317EVB REV A. Date: Friday, June 14, Power Supply. XTAL Interface. 12.8MHz TCXO/OCXO LED Status IN1 OUT1

8V Title SCHEMATIC, 8V89317EVB REV A. Date: Friday, June 14, Power Supply. XTAL Interface. 12.8MHz TCXO/OCXO LED Status IN1 OUT1 isclaimer: IT is providing this schematic for reference purposes only. lthough the schematic was taken from a known working design, it is being provided "as is" without any express or implied warranty

More information

CD-DET TP5_CS- LCDPWR RFPWR CHPD5 GP05 GP25 RST5 L13 D12 D11 D10 LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS- LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS-

CD-DET TP5_CS- LCDPWR RFPWR CHPD5 GP05 GP25 RST5 L13 D12 D11 D10 LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS- LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS- SPST SW L 0uH.uF TP HEER NO STUFF TP 0 HEER NO STUFF TP TP pf Y.uF.uF 0 HEER NO STUFF 0 HEER NO STUFF MHz, 0ppm pf.uf (OUT) (IN) R 0K /W % 0uF OUT OUT OUT OUT KLT L 0 L_MISO L_MOSI L_SK S_S- L_S- L_- L_

More information

core Tiny6410.sch DM9000 DM9000-etc.sch AC97 AC97-etc.sch USB HUB USB-HUB.sch Tiny6410SDK 1103

core Tiny6410.sch DM9000 DM9000-etc.sch AC97 AC97-etc.sch USB HUB USB-HUB.sch Tiny6410SDK 1103 core Tiny0.sch M000 M000-etc.sch -etc.sch US HU US-HU.sch Tiny0SK 0 M_ VV V V V V V V V V V VN VSYN VLK VUS OTGI OTGM OTGP IN0 S_LK S_n S_T0 S_T OUT0 INT INT INT RST ( 红色 ) Tiny0 Tiny0 P Power Supply S

More information

Reference Schematic for LAN9252-HBI-Multiplexed Mode

Reference Schematic for LAN9252-HBI-Multiplexed Mode Reference Schematic for LN-HI-Multiplexed Mode onfigurations HI Multiplexed mode EEPROM - F (High) Port mode Port0 & Port = opper Page No. Schematic Page Title Power Supply LN(Part) LN(Part), Strap & EEPROM

More information

Quickfilter Development Board, QF4A512 - DK

Quickfilter Development Board, QF4A512 - DK Quickfilter evelopment oard, QF - K nalog Inputs - U +.V +.V J N hannel J N hannel J N hannel J N hannel U +.V +.V U +.V U +.V Prototyping rea J J Optional +V External Power x Header 0." US onnector U

More information

HOSCO HOSCI AS M AS M C1 18P C2 18P C1 18P C2 18P GND VCC3 GPIOK7 R82 R82 10K A20 10K. #OffHook. FmHook #TRANSLED. VxBP 0.1U 0.

HOSCO HOSCI AS M AS M C1 18P C2 18P C1 18P C2 18P GND VCC3 GPIOK7 R82 R82 10K A20 10K. #OffHook. FmHook #TRANSLED. VxBP 0.1U 0. 0 #E0 GPIOK #MWR #MR #FWE HOSI KEYI0 GPIO0 HOSO V V VREFI KEYI GPIO GPIO_ V KEYO GPIO #E OUTR MIIN VMI GPIO_0 #LON V #HOL 0 0 #E KEYO GPIO 0 KEYO0 GPIO GPIO_ GPIO_0 #MR #MWR V V V V TSEL #E #E0 V HOSI

More information

XIO2213ZAY REFERENCE DESIGN

XIO2213ZAY REFERENCE DESIGN XIOZY REFERENE ESIGN XIOZY Reference Size ocument Number Rev ate: Wednesday, September, 00 Sheet of TP+ TP- TP+ TP- TPIS TP+ TP- TP+ TP- TPIS TP0+ TP0- TP0+ TP0- TPIS0 REFLK+ REFLK- V_ V_ V_ORE PLLV_ORE

More information

#1 10P/DIL NORTH #3 #3 #3 #3 #3 #3 #3 #3 R198 RES0603 RES0603 DNP DNP DNP RES0603 RES0603 RES SDI_N 3-SDO_N 3-ALERT_N 3-CS_N 3-SCLK_N 3-CONV_N

#1 10P/DIL NORTH #3 #3 #3 #3 #3 #3 #3 #3 R198 RES0603 RES0603 DNP DNP DNP RES0603 RES0603 RES SDI_N 3-SDO_N 3-ALERT_N 3-CS_N 3-SCLK_N 3-CONV_N P REVISION REOR J SP88 0 - RE N_JK P 90-00_-POS TP # - Remove these components to stack north # - Populate these components to stack north Use k Resistors or adjust as needed Header - Molex 90-0 PITORS,

More information

Realtek Semiconductor Corp. Title RTL8213(M)_FHG_V1.0

Realtek Semiconductor Corp. Title RTL8213(M)_FHG_V1.0 Fiber LE RJ M RYSTL EEPROM SRM & FLSH POWER PWRJK Jumper for GPIOs URT Realtek Semiconductor orp. RTL(M)_FHG_V.0 Size ocument Number Rev lock diagram.0 ate: Tuesday, November, 00 Sheet of ,, /ISGPIOSTP

More information

B0549-SCH-01 RD VEGA STDP4028 (DVI to DPTx) Reference Design PCB# Revision History

B0549-SCH-01 RD VEGA STDP4028 (DVI to DPTx) Reference Design PCB# Revision History 0-SH-0 R-0 VEG STP0 (VI to PTx) Reference esign P# 00- Revision History SHEMTI SHEET ate uthor Version omments 0. ontents, Revision History Sept., 00 Tony W. Rev. Initial schematic. 0. Overview Oct., 00

More information

AXM88180-EVB-RTL8211E-1 SMDK2440 Demo Board Schematic Index

AXM88180-EVB-RTL8211E-1 SMDK2440 Demo Board Schematic Index XM0-EV-RTLE- SMK0 emo oard Schematic Index Page : Schematic Index (This Page) Page : RTLE GigaPHY MHz rystal RJ- Transformer Page : Host Interface onnector Power Page : History Page : X0 EEPROM Note:.Please

More information

PLAY0 CT7601 QFN48 REC ADC REC. Power LDO RCA RCA RCA*2. Ext. MCU RCA*2. SPDIF output. PWM LED x 2 POR. SPDIF input x 1 Flash. connector.

PLAY0 CT7601 QFN48 REC ADC REC. Power LDO RCA RCA RCA*2. Ext. MCU RCA*2. SPDIF output. PWM LED x 2 POR. SPDIF input x 1 Flash. connector. R SPIF output Power LO R SPIF input x Flash POR PWM LE x R* Lightning() P x pin Type connector US pin For Lightning & P T QFN RE PLY H Sel T PLY x PM Ext. MU H Sel T RE x S NE OP R* Size ocument

More information

DAC PLAY0 PLAY0 CT7601 DAC REC ADC REC RCA * 2. Power LDO RCA. RCA * 2 SPDIF output x2 RCA RCA RCA. Ext. MCU POR. PWM LED x 2. SPDIF input x 1.

DAC PLAY0 PLAY0 CT7601 DAC REC ADC REC RCA * 2. Power LDO RCA. RCA * 2 SPDIF output x2 RCA RCA RCA. Ext. MCU POR. PWM LED x 2. SPDIF input x 1. R * SPIF output x Power LO R * R R SPIF input x POR Flash PWM LE x PM00 Lightning() P 0x0 0pin Type connector US 0pin For Lightning & P T0 RE PLY0 PLY H Sel Stereo T0 PLY0 T0 0x PLY 0x PM00 R Ext. MU H

More information

ZG5 NB Block Diagram

ZG5 NB Block Diagram VTERM(+0.V) VTT(+.0V) +.VSUS +.V +.VSUS +.V +.V VPU +.V +.VSUS L_.V L_V +V RT P." panel P LVS ZG N lock iagram iamondville VORE:+. ~ +0. VP:+.0V V:+.V or +.V FS GMS P, HOST P R P LVS, MI, R LK P POWER

More information

CONTENTS: REVISION HISTORY: NOTES:

CONTENTS: REVISION HISTORY: NOTES: ONTENTS: PGE - ONTENTS PGE - POWER, XOS PGE - SI, SI, JTG PGE - S/eMM, US, HMI, GPIO, OMPOSITE PGE - SOIMM REVISION HISTORY: V.0 - /0/0 NOTES: These reduced schematics omit core SMPS and LPR circuitry

More information

ZE lock iagram (Intel edar Trail-M Platform) 0 HMI ONN P I0 HMI.a I x edarview-m 00 / 0MHz (.W) & (.W) (nm) Micro-FG (xmm) R III,00/0 MT/s hannel LK Gen. SLGLVV P UNUFFERE RIII SOIMM R-/F LK/, H= P LVS/eP

More information

Design Overview. Page 2 Power,Flash,SDcard User switch,reset switch. Page 3 Ethernet. Page 4 Audio. Page 5 USB. Page 6 JTAG,BOOTSW,LED,Header

Design Overview. Page 2 Power,Flash,SDcard User switch,reset switch. Page 3 Ethernet. Page 4 Audio. Page 5 USB. Page 6 JTAG,BOOTSW,LED,Header esign Overview Page Power,Flash,Scard User switch,reset switch. Page Ethernet Page udio Page US Page JTG,OOTSW,LE,Header isclaimer: Schematic's are for reference only. provides no warranty for the use

More information

RTL8211DG-VB/8211EG-VB Schematic

RTL8211DG-VB/8211EG-VB Schematic RTL8G-V/8EG-V Schematic REV..8 Page Index. Page. PHY. MI. M. Power. History RTL8G/8EG Size ocument Number Rev.8 TITLE PGE ate: Sheet of External clock and rystal RTL8G/8EG GMII/RGMII Interface LK_M ENSWREG

More information

1 INDEX & POWER, RESET 2 RF, SERVO & MPEG - MT1389E 3 MEMORY - SDRAM, FLASH/EEPROM 4 VIDEO OUT 5 AUDIO DAC WMA8766

1 INDEX & POWER, RESET 2 RF, SERVO & MPEG - MT1389E 3 MEMORY - SDRAM, FLASH/EEPROM 4 VIDEO OUT 5 AUDIO DAC WMA8766 OMMON_H_V MT (LQFP) V emo oard for Sanyo Slim H PUH INX & PO, ST F, SVO & MPG - MT MMOY - SM, FLSH/POM VIO OUT UIO WM NM TYP VI igital V SUPPLY V igital.v MT FV Servo.V MT LO_V Laser iode.v F V PIKUP H

More information

Project: Date. Version. Items V1.01 C C. SIM Technology TITLE DRAWN BY PORJECT. SIM800C+SIM28M_VTS Reference CONTENT VER CHECKED BY SIZE V1.

Project: Date. Version. Items V1.01 C C. SIM Technology TITLE DRAWN BY PORJECT. SIM800C+SIM28M_VTS Reference CONTENT VER CHECKED BY SIZE V1. Project: ate Version Items V.0 RWN Y PORJET SIM800+SIM8M_VTS Reference ONTENT HEKE Y V.0 SHEET of 7 POWER POWER -0V F0 0 L0 VIN LO X0 SM0 SWRH07 uh T-PIN-X TVS0 Z0 + 0 VT U0 VZ=V,Pd=W SM7 00uF V GN VOUT

More information

AS1117M3 or LM1117MPX-ADJ ADJ. C20 0.1uF + C56. + C57 10uF. 10 uf R K 1% R18 GND 10.0K 1%

AS1117M3 or LM1117MPX-ADJ ADJ. C20 0.1uF + C56. + C57 10uF. 10 uf R K 1% R18 GND 10.0K 1% K POWER SW JP EXTERNL POWER FUSE 0. uf VT 0 uf R SM or LMMPX-J VIN VOUT U 0.0K % J R.K % 0uF REG_V 0 0.uF REG_V J PV PV_US_TGT V_M0X POWER_SELET R0 0Ohm V to V ENTER POSITIVE.

More information

othan RJ lock iagram PIN (micro F-PG) P,,, w, w inch XG, SXG+ / MHz VI M/M LVS L P LVS lviso GM/PM RII / UNUFFERE RII SOIMM P Hyper memory P,, R/G/ RT PIE Lanes P R/G/ PIN (micro FG) P,,, RII / UNUFFERE

More information

REVISION HISTORY DESCRIPTION INITIAL SCHEMATIC AIY REMOVED ANALOG SWITCHES CHANGED FEEDBACK

REVISION HISTORY DESCRIPTION INITIAL SCHEMATIC AIY REMOVED ANALOG SWITCHES CHANGED FEEDBACK REVISION HISTORY Notes - Unless otherwise noted. Resistances values in Ohms. apacitance values in micrarads (uf). ll 0.uF and 0.0uF capactors are decoupling and should be placed near the I they are shown

More information

P STK UP LYER : TOP LYER : SGN LYER : IN PU ORE ISL Li / lock iagram PU Penryn PU THERML SENSOR.MHz 0 LYER : IN LYER : V LYER : OT P (upg)/w LK_PU_LK,LK_PU_LK# LK_MH_LK,LK_MH_LK# REFLK,REFLK# REFSSLK,REFSSLK#

More information

FP7 (CULV) BLOCK DIAGRAM

FP7 (CULV) BLOCK DIAGRAM FP (ULV) LOK IGRM P STK UP 0 L HI TOP GN IN IN V OT PU SU00 eleron FS /00/0 P (G) 0W PGE,, PU THERML SENSOR PGE LK_PU_LK,LK_PU_LK# LK_MH_LK,LK_MH_LK# LK_PIE_VG,LK_PIE_VG#.MHz LOK GEN RTMN-0-V-GRT PGE RIII-on

More information

nrf52840-mdk V1.0 An Open-Source, Micro Development Kit for IoT Applications using the nrf52840 SoC Revision History Function Description Page Rev.

nrf52840-mdk V1.0 An Open-Source, Micro Development Kit for IoT Applications using the nrf52840 SoC Revision History Function Description Page Rev. nrf0-mk V.0 n Open-Source, Micro evelopment Kit for IoT pplications using the nrf0 So Revision History Function escription Page Rev. escription Title Sheet V.0 The First Release Power Supply US.0 Hub PLink

More information

D28 D28 1N4001 1N4001 R301 R375 R k. 10k R82 R82. 47k. 47k USB_IN. 20k. 20k R87 R87 +3V. C uF. C uF GND +1V8. C uF.

D28 D28 1N4001 1N4001 R301 R375 R k. 10k R82 R82. 47k. 47k USB_IN. 20k. 20k R87 R87 +3V. C uF. C uF GND +1V8. C uF. POWER_KEY POWER_OFF US_IN WKEUP H_ET HG_STTUS PLYKEY +VRT VT VUS +VRT LI_.V LI_.V VUS VT VTT VTT VTT +V +V +V +V VTT V +V T uf uf R k R k uf uf R k R k VIN VOUT U XPM U XPM Vbat ON ON ON ON KW ON/OFF KW

More information

Quanta Computer Inc. PROJECT :

Quanta Computer Inc. PROJECT : Size ocument Number Rev ate: Sheet of battery dapter TT harger OZ PU LN_POWER MINON SUSON RT0LGQW EN PU PG +VS +VS +VPU +VPU RTP PU a +.VSUS +0.V_R_VTT HWPG PG EN HWPG PG EN +VS a G PU0 S_ON +.VS b 0 NSWON#

More information

MODEL REV CHANGE LIST ZL9. Preliminary Release

MODEL REV CHANGE LIST ZL9. Preliminary Release E MOEL REV HNGE LIST ZL Preliminary Release Page : dd.pf for Signal quanlity Page : dd R0 0om for UM. Page : seprate STLE# for IE interrupt. Page :add R 0ohm for M-T. Page : enlarge H,H to mm for VG sink

More information

CPU Thermal Sensor GMT781-1 EXT.CLOCK GEN ICS954226AG-T. 533 MHZ Memory Dual channel DDR II CHANNEL A DDR II CHANNEL B 1X PCI-E<PORT1> 2.

CPU Thermal Sensor GMT781-1 EXT.CLOCK GEN ICS954226AG-T. 533 MHZ Memory Dual channel DDR II CHANNEL A DDR II CHANNEL B 1X PCI-E<PORT1> 2. NRL lok IGRM PU YONH/MERON eleron u-fpg PIN PU Thermal Sensor GMT- EXT.LOK GEN ISG-T attery In / & harge FS RT x -SU -Pin L " Square XG RT Hx LVS MHZ N LISTOG GML R II HNNEL R II HNNEL MHZ MHZ Memory ual

More information

SVS 5V & 3V. isplsi_2032lv

SVS 5V & 3V. isplsi_2032lv PU 000pF 000pF 000pF 0 000pF 000pF 000pF 000pF 000pF 000pF 000pF 000pF 000pF 000pF 0 000pF 000pF 000pF 000pF 000pF 000pF 000pF FLSH.0uF.0uF.0uF 0.0uF ata uffer.0uf.0uf.0uf.0uf SVS V & V.0uF.0uF.0uF isplsi_0lv.0uf.0uf

More information

Stand by & Multi Block

Stand by & Multi Block _NEUTRL LX0S _LIVE 0.,.0mH + 0%, - 0% HOT Stand by & Multi lock TM0S MULTI TRNS(EER) M /KV RM0 M0 K/W(R) /00V M SFF00G(00V/0) 0 M0 M0 UF00 UF00 M UF00 OL M.uF/0V(L0W) QM OL S-GN ZM MMZVTG RM RM 00K(0)F

More information

L13X DAUGHTER CARDS TABLE OF CONTENTS REV SL NO. TABLE OF CONTENTS VERSION VERSION HISTORY BLOCK DIAGRAM 4 UART-0 INTERFACE

L13X DAUGHTER CARDS TABLE OF CONTENTS REV SL NO. TABLE OF CONTENTS VERSION VERSION HISTORY BLOCK DIAGRAM 4 UART-0 INTERFACE LX UGHTER RS TLE OF ONTENTS SL NO. ONTENTS PGE NO REV TLE OF ONTENTS VERSION HISTORY VERSION.0.. LOK IGRM URT-0 INTERFE N US INTERFE URT INTERFE PROFI US & SOFT IR INTERFE SOFT URTS REV NO. NTURE OF HNGE

More information

AS1117M3 or LM1117MPX-ADJ REG_VDD ADJ. C20 0.1uF U6. + C57 10uF R K 1% GND 3.92K 1%

AS1117M3 or LM1117MPX-ADJ REG_VDD ADJ. C20 0.1uF U6. + C57 10uF R K 1% GND 3.92K 1% K POWER SW JP EXTERNL POWER FUSE 0. uf VT + 0 uf SM or LMMPX-J REG_V VIN VOUT + 0uF 0 0.uF U R 0.0K % J R.K % REG_V J PV PV_US_TGT V_M0X POWER_SELET R0 0Ohm V to V ENTER POSITIVE.

More information

Carrier Board Design Guide

Carrier Board Design Guide arrier oard esign Guide for OM Express Modules (OM.0 R.0) 0.0-000-00 opyright opyright 0-0 VI Technologies Incorporated. ll rights reserved. No part of this document may be reproduced, transmitted, transcribed,

More information

1K21 LED GR N +33V 604R VR? 1K0 -33V -33V 0R0 MUTE SWTH? JA? T1 T2 RL? +33V 100R A17 CB? 1N N RB? 2K0 QBI? OU T JE182 4K75 RB? 1N914 D?

1K21 LED GR N +33V 604R VR? 1K0 -33V -33V 0R0 MUTE SWTH? JA? T1 T2 RL? +33V 100R A17 CB? 1N N RB? 2K0 QBI? OU T JE182 4K75 RB? 1N914 D? L P.O. O X 0, N L R. PROROUH, ONRIO N KJ Y PHO N (0) FX (0) 0 WWW.RYSON. ate : Size : 000 File : OVRLL SHMI.Schoc Sheet : 0 of 0 Rev : rawn : 0.0 0K K 0K K 0K0 0K0 0K0 0K0 0K0 00K R K0 R K 0R??? 00N M?

More information

Renesas Starter Kit for RL78/G13 CPU Board Schematics

Renesas Starter Kit for RL78/G13 CPU Board Schematics Renesas Starter Kit for RL/G PU oard Schematics REV REF TE RWN Y 0.0 raft.0.0 TES.00 Release.0.0 YOI.0 Release 0.0.0 YOI PGE ESRIPTION INEX RL/G Microcontroller Switches, LEs, RESET, PSU E, Serial Port

More information

05 - Adaptacion Puerto Serie RXD_UC R35 0 DTR_UC R36 0 RI_UC Adaptacion Puerto Serie Señalizacion GSM R37 0 INFO_NETLIGHT R38 0

05 - Adaptacion Puerto Serie RXD_UC R35 0 DTR_UC R36 0 RI_UC Adaptacion Puerto Serie Señalizacion GSM R37 0 INFO_NETLIGHT R38 0 0 - limentacion 0 - onector Externo 0 - daptacion Puerto Serie 0 - Modem SIM00 TT_VOLTGE VN_ TX TX_U RX_GSM RX_GSM HRGE_STTUS P. RX RX_U TX_GSM TX_GSM ST_ ST_ P. P. P. P. R 0 R 0 TR_U RI_U TR_GSM TR_GSM

More information

DC/DC +3V_SRC +5VSUS PG 34 LVDS TVOUT USB2.0 (P3) USB2.0 (P2) USB2.0 (P0~P1,P4) USB2.0 (P0~P7) LAN RTL8100S PG 25 CARDBUS PC7411 PG 21,22,23

DC/DC +3V_SRC +5VSUS PG 34 LVDS TVOUT USB2.0 (P3) USB2.0 (P2) USB2.0 (P0~P1,P4) USB2.0 (P0~P7) LAN RTL8100S PG 25 CARDBUS PC7411 PG 21,22,23 E-UM ESIGN VER : RUN POWER SW PG /TT ONNETOR TT HRGER PG PG othan ( Micro-FPG) PG, / V_SR VSUS PG PU VR PG LOKS PG R-SOIMM PG, R-SOIMM PG, MHZ R I FS MHZ lviso GM/GML PG PG,,,0, LVS TVOUT VG Panel onnector

More information

ZC1 SYSTEM BLOCK DIAGRAM. Yonah/Merom 479 ufcpga

ZC1 SYSTEM BLOCK DIAGRAM. Yonah/Merom 479 ufcpga TVOUT TFT L Panel." WSXG+ X'TL M VI RT luetooth US US P P P P P amera Module(.M) P in ardreader (SMS ) P US US Port x US0~ P VI TVout LVS VG Media-ay O/nd H/nd attery P X'TL.MHZ lock Generator H IS0GLF

More information

All use SMD component if possible

All use SMD component if possible R0 0K MF SW0 NEXT R0 0R LE0 STNY & POWER ON GN R0 SW0 PREV R 0 MF R 0 MF R 0K MF R0 K MF SW0 FF GN SNP OFF OR GN Q0 S Q0 S LE R k R k 00n R 0K MF M0 R0 K MF SW0 FR +V() Q0 R 0K MF GN R0 0 R 0 GN VF_on_off

More information

OTG_FS_VBUS OTG_FS_N OTG_FS_P OTG_FS_ID OTG_FS_OC OTG_FS_PWR OTG_FS_VBUS OTG_FS_N OTG_FS_P OTG_FS_ID OTG_FS_OC OTG_FS_PWR OLLO_SLEEP OLLO_SLEEP

OTG_FS_VBUS OTG_FS_N OTG_FS_P OTG_FS_ID OTG_FS_OC OTG_FS_PWR OTG_FS_VBUS OTG_FS_N OTG_FS_P OTG_FS_ID OTG_FS_OC OTG_FS_PWR OLLO_SLEEP OLLO_SLEEP MU ROOTIS / ORO MU_NRESET R_[0..] R_[0..] R_ R_ R_ R_ R_ R_0 R_0 R_ R_ R_ R_ R_ R_ OTG_S_VUS OTG_S_N OTG_S_P OTG_S_I OTG_S_O OTG_S_PWR OTG_S_I OTG_S_N OTG_S_P OTG_S_O OTG_S_VUS UT_USER UT_USER SW_USER

More information

U1-1 R5F72115D160FPV

U1-1 R5F72115D160FPV pf R NF_ X MHz, pf ON_XTL ON_EXTL R R NF_,,,, R NF_ R NF_ R R,,,, M M M_LK M_LK SEMn TI TMS TK TRSTn K R K R K R K R EXTL XTL M M M_LK M_LK TESTM SEMn TI TMS_WTX TK_WSK TRSTn_WRX U- RFFPV VREF VREFVSS

More information

Sirius-Rx-232. Sirius-Tx-232. SIRIUS-Rx. STATUS Prog RC-5. SIRIUS-Rx. Prog RCA-5 DAB-SDA DAB-SCL STAYUS AM-SMETER POWER-ON POWER-ON CE-PLL

Sirius-Rx-232. Sirius-Tx-232. SIRIUS-Rx. STATUS Prog RC-5. SIRIUS-Rx. Prog RCA-5 DAB-SDA DAB-SCL STAYUS AM-SMETER POWER-ON POWER-ON CE-PLL UIO-OUT& U&.SH Sirius-Tx- +V-SY Sirius-Rx- -S -SL - S MU MU.SH M&M M&M.SH M ST M-SMETER E-PLL +V- +V- T-IN T-IN T-LK +V-STY +V-STY T-OUT ate: -Sep-00 Sheet of ile: :\aa\t. rawn y: RS-Tx RS-Rx R- STYUS

More information

CP2102 TESTAMATIC SYSTEMS POWER 5V TO 3.3V SECTION PINOUT CHECK DECOUPLING CAPACITORS. Btype USB connector TSPL_PPS_1 2.2

CP2102 TESTAMATIC SYSTEMS POWER 5V TO 3.3V SECTION PINOUT CHECK DECOUPLING CAPACITORS. Btype USB connector TSPL_PPS_1 2.2 VUS R V_IN V TO.V SETION.V SI_RX SI_TX 0E R PINOUT HEK MINISM00F- Resettable Fuse F 00m WHITE 00nF U GN EN IN IN TPS PG nc OUT OUT 0k R 0.V 00nF Power_Good MIRO US IS INITE S ON TX RX 0.uF VUS TR RI GN

More information

AD2_BUSY AD2_DIN AD2_DOUT AD2_/CS AD1_/CS AD1_DOUT AD1_DIN AD_SCLK AD_CCLK AD_OSC_EN AD1_BUSY AD_CONVERT GNDIO - P115

AD2_BUSY AD2_DIN AD2_DOUT AD2_/CS AD1_/CS AD1_DOUT AD1_DIN AD_SCLK AD_CCLK AD_OSC_EN AD1_BUSY AD_CONVERT GNDIO - P115 PL ENOER OUNTER / PWM MOTOR ONTROL / GLUE LOGI PL YPSS PITORS LE0 LE LE LE ESTOP_U ESTOP_IRQ _USY _IN _OUT _/S _/S _OUT _IN _SLK 0.uF +.V 0.uF 0.uF 0.uF 0.uF 0.uF 0.uF 0.uF P0.[0:] [0:] 0 P0. P0. P0. P0.

More information

Revisions. 2 Notes. 4 FXLC95000CL / MCU Circuit 5 Power and Battery Charger Circuit. KITFXLC95000EVM Drawn by:

Revisions. 2 Notes. 4 FXLC95000CL / MCU Circuit 5 Power and Battery Charger Circuit. KITFXLC95000EVM Drawn by: Table of ontents Notes lock iagram FXL000L / MU ircuit Power and attery harger ircuit Rev escription Revisions Original Release Remove signal line U- pin and add additional signal line between J-pin0 and

More information

DISPLAY 1 DISPLAY 2 a. a b. a f. a f. b g. c d. c d. 16 x 2 HD44780 BASED ALPHANUMERIC DISPLAY LCD 16 X 2

DISPLAY 1 DISPLAY 2 a. a b. a f. a f. b g. c d. c d. 16 x 2 HD44780 BASED ALPHANUMERIC DISPLAY LCD 16 X 2 SEGMENT LE ISPLY R MUX MUX MUX MUX R nf SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ U R xt P P P P P P P P MX MX ss SL S P P P P P P P P nf S SEG_SL SEG_S SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_I_SL_

More information

B1 AC V+ J2 120V J5V AC_HI -V_RLY A_ON +V DGND A_ON2 J1 230V uF/25V AC_LO J3 120V AC V- 2KPB06M DW G-S-290 R1 499R TE ND J ON

B1 AC V+ J2 120V J5V AC_HI -V_RLY A_ON +V DGND A_ON2 J1 230V uF/25V AC_LO J3 120V AC V- 2KPB06M DW G-S-290 R1 499R TE ND J ON 0 _HI _LO F J 0V J 0V J 0V T T-00-N V V- KP0M 00uF/V _ON V N JV J ON -V_LY _ON V N W-0---S-0 _ON N PW000-SFH P.O. OX 0, NL. PTOOUH, ONTIO N KJ Y PHON (0) - FX (0) -0 WWW.YSTON. LT 00 igital Power Supply

More information

R2 44.2K_1% 5DVCC 5DVCC GND COMP SS24 DW1. EC2 470uF/16V. 470uF/16V 内内内内内内 DW2; 去去 U103,L9 33V. 33V C15 NC/10uF 33V C17 D2 NC/UDZ33B-33V

R2 44.2K_1% 5DVCC 5DVCC GND COMP SS24 DW1. EC2 470uF/16V. 470uF/16V 内内内内内内 DW2; 去去 U103,L9 33V. 33V C15 NC/10uF 33V C17 D2 NC/UDZ33B-33V JK_P JP V V L 0u/N F FUSE() FUSE E 0uF/V E. V L 0u/N V 00nF 00nF V, R 00K 00nF U MP IN EN SS OMP 0nF S SW F 0.nF R K SW L u R.K_% R 0K_% V E 0uF/V V,,, ST-V V 00nF.uF 00P SS W ST-V E 0uF/V E 00nF TO U

More information

PTN3356 Evaluation and Applicaiton Board Rev. 0.10

PTN3356 Evaluation and Applicaiton Board Rev. 0.10 E PTN Evaluation and pplicaiton oard Rev. 0.0 REVISION STORY : ------------------------------------- 0. June 0, 0 - ase on PTN_ONLY_REV.SN 0. July, 0 - OM changes due to long lead time items, LEs 0. July,

More information

X-USBPD-C-SHIELD. 2 Block Diagram 3 Type-C Connector 4 USB3/USB2 5 PTN5110 PD TCPC 6 Shield Headers 7 PD Source and Sink LS 8 3V3, 5V0, 1V8 Supplies

X-USBPD-C-SHIELD. 2 Block Diagram 3 Type-C Connector 4 USB3/USB2 5 PTN5110 PD TCPC 6 Shield Headers 7 PD Source and Sink LS 8 3V3, 5V0, 1V8 Supplies Table of ontents lock iagram Type- onnector US/US PTN0 P TP Shield Headers P Source and Sink LS V, V0, V Supplies Rev escription ate pproved Prototype Release -Mar- K ring up to NL and make updates requested

More information

Intel Edison. 7V to 15V Brick Power Supply. 4.4V power supply and battery recharger UART 1 USB 0TG. EDISON BREAKOUT BOARD Title Title page

Intel Edison. 7V to 15V Brick Power Supply. 4.4V power supply and battery recharger UART 1 USB 0TG. EDISON BREAKOUT BOARD Title Title page Intel Edison reakout Sept/0 V to V rick Power Supply V power supply and battery recharger SPI GPIO Intel Edison PWM I S URT 0 0" header US 0TG URT Level Shifter URT US FTI P P lient US Micro Type- lient

More information

Service Information. Service. Service. Service FW-V220. Product Service Group CE Audio A02-160

Service Information. Service. Service. Service FW-V220. Product Service Group CE Audio A02-160 Service Service Service W-V0 0-0 Product Service Group udio Service Information lready published Service Informations: ORRTION TO SRVI MNUL elow are corrections to the circuit diagram parts list: OMI OR

More information

Virtex 5 FF1136 DUT. Single Ended Socket Clocks 2X. Differential SMA MGT Clocks 2X D. Differential SMA Clocks 2X. Upstream Connector.

Virtex 5 FF1136 DUT. Single Ended Socket Clocks 2X. Differential SMA MGT Clocks 2X D. Differential SMA Clocks 2X. Upstream Connector. PGE System Monitor ux PGE System Monitor PGE System ce Upstream PGE Upstream onnector PGE Single Ended Socket locks X PGE ifferential SM locks X PGE ifferential SM MGT locks X PGE - Power us and Switches

More information

C uF T16 VDD T15 TMS TMS MCU_PORT_VDD T14 TDO TDO T13 JCOMP JCOMP PF3 T12 PF3 T11 VDDE3 5.0V PF4 T10 PF4 PJ5 PJ5 PF6 PF6 PF9 PF9 5.0V 5.

C uF T16 VDD T15 TMS TMS MCU_PORT_VDD T14 TDO TDO T13 JCOMP JCOMP PF3 T12 PF3 T11 VDDE3 5.0V PF4 T10 PF4 PJ5 PJ5 PF6 PF6 PF9 PF9 5.0V 5. Size FSM No. WG No. Rev of 9 Galen Street Floor M 0 US MP0EMO Schematic -- MU and Symbol V V P P P P P 9 P0 0 P P P P0 VE V REFYP V P PK P P P 9 P 0 P0 P P P V P P P P9 P P P0 P P 9 P 0 P P P9 P P P P

More information

Virtex 5 FF1738 DUT. Single Ended Socket Clocks 2X. Differential SMA Clocks 2X. Differential SMA MGT Clocks 2X D. Upstream Connector.

Virtex 5 FF1738 DUT. Single Ended Socket Clocks 2X. Differential SMA Clocks 2X. Differential SMA MGT Clocks 2X D. Upstream Connector. PGE System Monitor ux PGE System Monitor PGE System ce Upstream PGE Upstream onnector PGE Single Ended Socket locks X PGE ifferential SM locks X PGE ifferential SM MGT locks X PGE 0- Power us and Switches

More information

Sapporo 1.0 BLOCK DIAGRAM

Sapporo 1.0 BLOCK DIAGRAM PU ORE.V/.V /.V/.VM VPU/VPU Sapporo. LOK IGRM P P P Merom Pins (Micro-FG) P,P PU Thermal Sensor MX P.MHz lock Generator K P.V/SMR_VTERM/SMR_VREFP TT HRGER MX/ ISHRGE VM_LN_SW/V_S/V_K/VSUS/V P V/VSUS P

More information

SYMETRIX INC th Avenue West Lynnwood, WA USA REV: DATE:

SYMETRIX INC th Avenue West Lynnwood, WA USA REV: DATE: R 0K0 RST U S_ PF/0V PF/0V 0FS FS T T 0SLK N SOT N SOT Y mhz U LS0 debug port 0 do not stuff R WR S PS X/Y IN/IN IR 0IR MO J R M R 0K0 R0 K00 R 0K0 dsck dr dsi dso / G 0 U LS0 R 0K0 SI_RX SI_TX SI_LK TFS

More information

ZH2 Block Diagram. Yonah/Merom INTEL Mobile_479 CPU. Page : 3,4. HOST BUS 533/667 MHz SDVO CALISTOGA-GM 1466 FCBGA TVOUT RGB. Page : 6 ~ 11 DMI I/F

ZH2 Block Diagram. Yonah/Merom INTEL Mobile_479 CPU. Page : 3,4. HOST BUS 533/667 MHz SDVO CALISTOGA-GM 1466 FCBGA TVOUT RGB. Page : 6 ~ 11 DMI I/F LOK GEN IS0G V /.V / 0V Page :.V / 0.V /.V Page :.V /.0V Page : Page : Page : Page : PU ORE TTERY HRGER HOST MHz/MHz PI-E 00MHz VG MHz US MHz PI MHz REF MHz VPU V_PU V_S V_S VSUS VSUS V V 0V.VSUS.V 0.VSUS

More information

COVER PAGE, TOP 04 ~ 05 VGA, LED, 7SEGMENT

COVER PAGE, TOP 04 ~ 05 VGA, LED, 7SEGMENT LTER YLONE III EP evelopment & Education OR SHEMTI ONTENT PGE TOP MEMORY OVER PGE, TOP SRM,FLSH 0 ~ 0 0 ~ 0 ISPLY VG, LE, SEGMENT 0 ~ 0 IN/OUT LOK, PS, RS, UTTON, SWITH, ONNETOR,S R 0 ~ FPG yclone II EP

More information

A_SYNCOUT1_P A_SYNCOUT1_N A_SYNCOUT2_P A_SYNCOUT2_N A_SYNCOUT3_P A_SYNCOUT3_N

A_SYNCOUT1_P A_SYNCOUT1_N A_SYNCOUT2_P A_SYNCOUT2_N A_SYNCOUT3_P A_SYNCOUT3_N ate: //00 heet of File: :\User\..\MFO.choc rawn y: NIN_P NIN_N NOUT_P NOUT_N N_N N_P LE OLK_P OLK_N NTROUT_P NTROUT_N IN_P LK_P LK_N NV_P IN_N NV_N VO MFO.choc TK TI TO TK TI TO LK _IN ONE HWP INIT_ M

More information

Virtex 5 FF1760 DUT. Differential SMA Clocks 2X D. Single Ended Socket Clocks 2X. Upstream Connector. Upstream. Power Bus and Switches 5V

Virtex 5 FF1760 DUT. Differential SMA Clocks 2X D. Single Ended Socket Clocks 2X. Upstream Connector. Upstream. Power Bus and Switches 5V PGE System Monitor ux PGE System Monitor PGE System ce Upstream PGE Upstream onnector PGE Single Ended Socket locks X PGE ifferential SM locks X PGE -0 Power us and Switches V OR V JK RIK VINT VINT JK

More information

INDEX/ RESET& EEPROM JINPIN ELECTRICAL COMPANY LTD.ZHUHAI.S.E.Z SF_CE SF_SO SF_CLK SF_SI SF_CE SF_SO SF_CLK SF_SI PC_SCL PC_SDA SCL SDA RST

INDEX/ RESET& EEPROM JINPIN ELECTRICAL COMPANY LTD.ZHUHAI.S.E.Z SF_CE SF_SO SF_CLK SF_SI SF_CE SF_SO SF_CLK SF_SI PC_SCL PC_SDA SCL SDA RST N Updata /N P. R.K R 00 R 00 R.K P_SL P_S V R K SF_E U PMVF00 E SO WP VSS V HOL SK SI SF_LK V 0.UF/V SF_E SF_LK P_SL P_S SL S V SL' S' SF_E SF_LK P_SL P_S SL S V SL' S' U T 0 V WP SL S SL' S' 0.UF/V R

More information

Revisions. TWR-LCD-RGB Drawn by: Initial Release 15-JUL-11

Revisions. TWR-LCD-RGB Drawn by: Initial Release 15-JUL-11 Table of ontents Notes lock iagram isplay and Tower onnectors MU & apacitive Touch kt Rev X X escription Revisions Initial Release ate -JUL- pproved hanged Power L colours-jul- Removed J and J dded J &

More information

MSP430F16x Processor

MSP430F16x Processor MSP0x Processor V_. V_ V_. U Vcc Vcc R 0K SW, ETHER_T_00, ETHER_T_0, ETHER_T_0, ETHER_T_0, ETHER_T_0, ETHER_T_0, ETHER_T_0, ETHER_T_0 P.0/TLK P./T0 P./T P./T P./SMLK P./T0 P./T P./T /RST/NMI 0.u P UTTON_

More information

PCIextend 174 User s Manual

PCIextend 174 User s Manual PIextend 7 User s Manual Preliminary M6- February Sycard Technology 8-F Miraloma Way Sunnyvale, 98 (8) 79- (8) 79- FX PIextend 7 User s Manual Page. Introduction Sycard Technology's PIextend 7 PI extender

More information

ZCRMZN00100KITG. Crimzon Development Board Kit. Product User Guide. Introduction. Kit Contents. Applying Power to Development Board

ZCRMZN00100KITG. Crimzon Development Board Kit. Product User Guide. Introduction. Kit Contents. Applying Power to Development Board ZRMZN0000KITG rimzon evelopment oard Kit PUG000-0 Product User Guide Introduction Zilog s ZRMZN0000KITG rimzon evelopment oard Kit is designed for use as a target with the rimzon In-ircuit Emulator (ZRMZNIE0ZEMG).

More information

RETICLE 2 NORTH SW2 DPDT SOUTH. LM339A TxD1 Out 11 U2D DEC PULSE 1 FOCUSER-2 3.0V 17 CCD EAST U2A AUX -6 FOCUSER-2 FOCUSER SW1 DPDT

RETICLE 2 NORTH SW2 DPDT SOUTH. LM339A TxD1 Out 11 U2D DEC PULSE 1 FOCUSER-2 3.0V 17 CCD EAST U2A AUX -6 FOCUSER-2 FOCUSER SW1 DPDT J KYP PWR J TX0\ RTIL RX0\ U V V NORTH V- NORTH/SH LM J RS V MIS XMIT LX00 XMIT LX00 RV MIS RV U SH V LM RN V V 0K J U LN 0 RX0\ 0 V TTRY LM Tx Out TX0\ Rx In Tx Out RTIL 0 Rx In U 0 V LM 0 PULS FOUSR-

More information

DOCUMENT NUMBER PAGE SECRET

DOCUMENT NUMBER PAGE SECRET OUMENT NUMER PGE SERET / SERET OUMENT NUMER PGE / Spartan onfiguration SPI Flash Q S V W/VPP HOL VSS U MPVME R 0 R.K 0.U 9 IO_LP 0 IO_LN VREF_ G IO_L9P_ G IO_L9N_ F IO_L0P_ F IO_L0N_ IO_L9P_ IO_L9N_ 0

More information

Power supply, reset circuit, reference voltage and power indicator. Analogue and digital inputs with options for FET outputs

Power supply, reset circuit, reference voltage and power indicator. Analogue and digital inputs with options for FET outputs VR core and power 00v.0 Power supply, reset circuit, reference voltage and power indicator. Port 00v.0 nalogue and digital inputs with options for FET outputs Port 00v.0 igital inputs with optional FET

More information

AML7266-H. Feature table. Block Thursday, February 12, 2009 AMLOGIC AML7266-H. Main Chip: Internal: Video: Audio: Interfaces: UART USB HOST RJ45

AML7266-H. Feature table. Block Thursday, February 12, 2009 AMLOGIC AML7266-H. Main Chip: Internal: Video: Audio: Interfaces: UART USB HOST RJ45 ON Y Pb Pr is(smk,sk,slrk,s) MP U V V pin con to Mainboard IR MI MI U WM SMK,SK,SLRK MII_(ST) URT JTG con U ML-H SPI FLSH U MXL-G U NN FLSH KFGU Gb SL +.V/. POR LO U +.V RJ RMII Eth PHY U LN US HOST RMII

More information

Host MSP430. dacqs_host_board 12/7/2016 9:26 PM. U1 Value +3V3 AVCC_HOST UART_1_TX UART_1_RX MSP_SCLK UART_2_TX UART_2_RX CUTDOWN_EN MSP_SS

Host MSP430. dacqs_host_board 12/7/2016 9:26 PM. U1 Value +3V3 AVCC_HOST UART_1_TX UART_1_RX MSP_SCLK UART_2_TX UART_2_RX CUTDOWN_EN MSP_SS +V Host MSP +V R MSP_SS MSP_MOSI MSP_MISO V_HOST MOTOR_T_VSNS_ OMMS_MOSI OMMS_MISO OMMS_SLK OMMS_SS URT TX URT RX V V V V P._T._M_RTLK VRF-_VRF- P._T._TLK_OUT VRF+_VRF+ P._T._TLK_OUT P._T._UST P._T._UST

More information

[1,2,3,4,6] VBAT. Headset Battery [1] BAT-M VBAT_M [1,6] BAT_ON 10K R2002 [1] BAT_DET CS_N(VBAT-) VBAT- [1,6] J2003 BAT-4PIN-BM22-4P [1] VBAT_M

[1,2,3,4,6] VBAT. Headset Battery [1] BAT-M VBAT_M [1,6] BAT_ON 10K R2002 [1] BAT_DET CS_N(VBAT-) VBAT- [1,6] J2003 BAT-4PIN-BM22-4P [1] VBAT_M R00 R000 J00 MI-OS-T J000 MI-OS-T V T V T 0.u.V 0 J00 000 0.u.V R-00 MIIS0 MIIS0 [,,] [,] [,,,] [,] V0 V00 V0 p 00 00p 00 p 00 V0 VUS VIO T_HG_STT GPIO_HG_N 00 p 0 p 00 p 0 p 00p 0 00p 0 R0 R0 00K 0 LM0SN

More information

S08P-LITE. 1 Title Page 2 Block Diagram 3 MCU & Arduino Headers 4 OSBDM & Power Supply 5 On-board Peripherials S08P-LITE. 23-Jun-17. V3.

S08P-LITE. 1 Title Page 2 Block Diagram 3 MCU & Arduino Headers 4 OSBDM & Power Supply 5 On-board Peripherials S08P-LITE. 23-Jun-17. V3. Title Page lock iagram MU & rduino Headers OSM & Power Supply On-board Peripherials Revisions Rev escription ate -Jun- V.0 -Feb- pproved Microcontroller Product Group 0 William annon rive West ustin, T

More information

3JTech PP TTL/RS232. User s Manual & Programming Guide

3JTech PP TTL/RS232. User s Manual & Programming Guide JTech PP-00 TTL/RS User s Manual & Programming Guide Revision. J Tech o., Ltd. Fu-Hsing N. Rd., F Taipei, Taiwan Tel: +--00 9 info@jtech.com.tw JTech (J Eng.), Inc. E. Valley lvd., Suite ity of Industry,

More information

LED_POWER_STAGE1 PWM GND ADJ LED- -12V R2 RA. LED Power Stage LED_POWER_STAGE2 PWM GND ADJ LED- -12V R4 RB. LED Power Stage LED_POWER_STAGE3

LED_POWER_STAGE1 PWM GND ADJ LED- -12V R2 RA. LED Power Stage LED_POWER_STAGE2 PWM GND ADJ LED- -12V R4 RB. LED Power Stage LED_POWER_STAGE3 MU THERMISTOR- MU LI_RX LI_TX LI_RX LI_TX MX_TX MX_RX MX_/RE MX_E MX_TX MX_RX MX_/RE MX_E MX_LI +.V_MU R 0K R 0K R R R R LE_POWER_STGE - Out GN J LE- -V LE Power Stage LE_POWER_STGE - Out GN J LE- -V LE

More information

Copyright (c) 2015 SolidRun ltd. Released under Creative Commons Attribution 3.0 Unported License All Rights Reserved.

Copyright (c) 2015 SolidRun ltd. Released under Creative Commons Attribution 3.0 Unported License All Rights Reserved. To Extract OM: --------------------------- Item\tQuantity\tssemblyOption\tPart\tP Footprint\tescription\tataSheet\tManufacturer\tManufacturer P/N\tSolidRun P/N\tReference {Item}\t{Quantity}\t{SSY}\t{Value}\t{P

More information

For max 243 R2OUT is low when R2IN is disconnected enabling the MAX 489 (RS-485) This will not work if MAX232 is used!

For max 243 R2OUT is low when R2IN is disconnected enabling the MAX 489 (RS-485) This will not work if MAX232 is used! JP RS_SELET V For max ROUT is low when RIN is disconnected enabling the MX (RS-) This will not work if MX is used! V On Front Panel -F (To Pg.) RS- RE_ RE_ RV_Y RV_Z 0.uF V U MXUK STR U- H G U MX 0 Y Z

More information

ISA INTERFACE & POWER SELECTION Size Document Number Rev Custom. XR82C684 EVAL BOARD 1.2 Date: Monday, August 13, 2007 DO NOT INSTALL CON_AT62B

ISA INTERFACE & POWER SELECTION Size Document Number Rev Custom. XR82C684 EVAL BOARD 1.2 Date: Monday, August 13, 2007 DO NOT INSTALL CON_AT62B IS_IRQ V._0._0._0 O NOT IS_IRQ R K_0._0.0_0 J J.0_0 0 RV_RESET V RV_RESET V TP J IS TEST._0 TP V X [0..] [0..] GN GN -I/O H K RESRV V 0 IRQ V -V REQ -V U 0WS 0 0 V 0 -IO_HRY._0 GN -I/O H RY 0 -SMEMW EN

More information

+12V R16 100K +12V R17 100K R19 R18 100K 100K AVPP BVPP C21. C20 0.1uF. 0.1uF NOTES:

+12V R16 100K +12V R17 100K R19 R18 100K 100K AVPP BVPP C21. C20 0.1uF. 0.1uF NOTES: +V +V R 00K U S S G G SI.V +V V _VPPEN _VPPEN0 _VEN _VEN0 _VPPEN _VPPEN0 _VEN _VEN0 R0 00K R 00K + 0uF _VPPEN _VPPEN0 _VEN _VEN0 _VPPEN _VPPEN0 _VEN _VEN0 V 0.uF U VIN VPPIN VPP0 VPP V0 V VPP0 VPP V0 V

More information

POWER Size Document Number Rev Date: Friday, December 13, 2002

POWER Size Document Number Rev Date: Friday, December 13, 2002 R0 [ /W 0 0.00uF/00V - D0 KP0M L0 L D0 N 0 00uF/00V 0 0.uF R0 M [ /W R0 M [ /W R0 M [ /W R0 M [ /W 0 0.00uF/KV D0 PS0R 0 0uF R0 00K [ W D0 FR0 R0 0 [ /W O O T0 O,, POWER X'FMR 0, D0 DQ0 R [ /W 0.00uF/00V

More information

Desired Part Placement. Max current set to 3A (motor Drive is 2.5A) SCI-DRV8814-MVK Mike Claassen B1 Dawn Ritz 40V. VDC_In GND. Board Test Points TP1

Desired Part Placement. Max current set to 3A (motor Drive is 2.5A) SCI-DRV8814-MVK Mike Claassen B1 Dawn Ritz 40V. VDC_In GND. Board Test Points TP1 SI_x_NLG_H_[:] P P SI_x_SPI_MISO SI_x_SPI_MOSI SI_x_SPI_LK SI_x_SPI_S FE/SI_OM_ FE/SI_OM_ FE/SI_OM_ FE/SI_OM_ SI_x_NLG_H_ SI_x_NLG_H_ SI_x_NLG_H_ SI_x_NLG_H_ SI_x_NLG_H_ SI_x_NLG_H_ SI_x_NLG_H_ SI_x_NLG_H_

More information

LED POWER STAGE1 NOT_EN LED+ PWM LED- 12V. LED Power Stage LED POWER STAGE2 NOT_EN LED+ PWM LED- 12V. LED Power Stage LED POWER STAGE3 NOT_EN LED+ PWM

LED POWER STAGE1 NOT_EN LED+ PWM LED- 12V. LED Power Stage LED POWER STAGE2 NOT_EN LED+ PWM LED- 12V. LED Power Stage LED POWER STAGE3 NOT_EN LED+ PWM MU LE POWER STGE MU MX LI LI_TX LI_RX THERMISTOR- MX_RX MX_TX MX_E MX_/RE EN_ EN_ EN_ EN _ V LE Power Stage LE POWER STGE LE+ LE- LE+ LE- R R 0 J 0 Way 0 LI_TX LI_RX MX_RX MX_TX MX_E MX_/RE V LE Power

More information

Model Name: 8I945GMF. Revision 1.0

Model Name: 8I945GMF. Revision 1.0 Model Name: IGMF SHEET TITLE Revision.0 SHEET TITLE 0 0 0 0 0 0 0 0 0 0 0 OVER SHEET LOK IGRM OM & P MOIFY HISTORY P_LG_ P_LG_ P_LG_ P_LG_,E,F,G GMH-LKEPORT_HOST GMH-LKEPORT_RII GMH-LKEPORT_PI E, MI GMH-LKEPORT_INT

More information

H NT Z N RT L 0 4 n f lt r h v d lt n r n, h p l," "Fl d nd fl d " ( n l d n l tr l t nt r t t n t nt t nt n fr n nl, th t l n r tr t nt. r d n f d rd n t th nd r nt r d t n th t th n r lth h v b n f

More information

MODEL REV CHANGE LIST 1 2A 2A 2A 1A 1A 2A 2A 1A 1A 2A 2A 1A 1A 1A 1A 1A 1A 1A CT3/5 MB BOARD. Page CT3/5 MB 31CT3MB CT3MB0031

MODEL REV CHANGE LIST 1 2A 2A 2A 1A 1A 2A 2A 1A 1A 2A 2A 1A 1A 1A 1A 1A 1A 1A CT3/5 MB BOARD. Page CT3/5 MB 31CT3MB CT3MB0031 MOEL REV HNGE LIST Model Page T/ M OR FROM TO T/ M TM00 TM00 PGE --- Enable LKM from clokc generator for the PLL circuit of, and disable the ocsillator circuit of PI PLL. PGE --- Remove H/W shutdown circuit

More information

VREF XREF=1/A1,1/B2,7/A2 C103 AVDD 0.1U VDDCORE DRVDD VDDIO ENC+ ENC- AIN+ OVR EC2 XREF=2/B2 XREF=2/B2 XREF=2/B2 XREF=2/A1 XREF=1/A1,7/B1 XREF=2/B2

VREF XREF=1/A1,1/B2,7/A2 C103 AVDD 0.1U VDDCORE DRVDD VDDIO ENC+ ENC- AIN+ OVR EC2 XREF=2/B2 XREF=2/B2 XREF=2/B2 XREF=2/A1 XREF=1/A1,7/B1 XREF=2/B2 --00_: RV;E,F,G,H,J,K,L,M,N,P,R V;H,H,J,J,K,K,L,L,M,M,N,N,P,P V;,,,,,,,E,E,F,F,G,G SMOE MOE S EXP EXP EXP0 HIPI HIIPI HIPI HIPI0 EXTFILTER GN_ GN_0 IN- IN+ EN- EN+ VREF V_ES N RY PLK PULK LK SYN SYN SYN

More information

SW9 (14") BLOCK DIAGRAM

SW9 (14) BLOCK DIAGRAM P STK UP L is. & UM SW (") LOK IGRM 0 LYER : TOP LYER : SGN LYER : IN LYER : IN LYER : V LYER : OT RIII-SOIMM PGE RIII-SOIMM PGE RIII 00/0 MT/s MT/s F only RIII 00/0 MT/s MT/s F only PU rrandale nm processor

More information