|
|
- Branden Rice
- 6 years ago
- Views:
Transcription
1 P STK UP LYER : TOP LS lock iagram LYER : S LYER : IN LYER : IN LYER : V LYER : OT V_ORE +.V +.V +.V +.VSUS +VPU +V_S +VSUS +V +VPU +V_S +V SMR_VTERM SMR_VREF HMI Page TV-OUT Page RT Page L(WXG+.W) Page ST - TWO H Page IE - O Page US ONN Page US ONN R.G. LVS X Page, Intel Merom (W) FS(/MHZ) restline GM Page,,,,, MI(x/x) Page LOK GENERTOR K ISLPR Page Marvell_ US. Page Page Page Page Page US ONN IHM Page zalia RJ US ONN UGHTER OR Page PI us WLN Page Finger Printer Page luetooth Page New ard Page Felica Page Transmitter Sil Page zalia ST X PT SVO Page Page,,, WPLG WPEL LP.KHz PI-E X / MHZ R II PI-Express MINI R WLN ard Reader/ OZT Page IN zalia Page RII-SOIMM RII-SOIMM Page, MINI R VG ONNETOR I_N MINI R UIO OE (X) Page I_P MOEM ONN (X) Page RT HMI L NEW R Port- Port- Port- TV-OUT Giga// LN SPK MP Page HP(SPIF) Page INT SPK Page INT MI Page, MI JK Page amera Page FN Touch P Key oard FLSH ROM IR US X RJ FM TUNER Page RJ/US UGHTER OR Quanta omputer Inc. PROJET : LS Santa Rosa Size ocument Number Rev lock iagram Tuesday, January, ate: Sheet of
2 lock Generator +V L PYT-Y-N_.u/V_ lock Gen ifferential IO power +.V_V +.V L PYT-Y-N_ u/v_.u/v_ u/v_ H=.mm ISLPRSGLFT u/v_.u/v_.u/v_.u/v_ *u/v_.u/v_.u/v_.u/v_ p_ L=p p_ H=.mm G_XIN Y.MHZ G_XOUT / REV_ hange Value.u/V_.u/V_.u/V_.u/V_ V_K_V_ V_K_V_ V_K_V_ V_K_V_ V_K_V_ V_K_V_ +.V_V U I(P) ISLPRSGLFT(TSSOP) V_PI IO_VOUT V_ V_PLL SLK V_REF S K V_SR SR/PI_STOP# V_PU SR#/PU_STOP# V IO PU V_PLL_IO PU# V_SR_IO_ V_SR_IO_ PU V_SR_IO_ PU# V_PU_IO SR/ITP SR#/ITP# LK_PU_LK_R LK_PU_LK#_R LK_MH_LK_R LK_MH_LK#_R R _ PLK_EUG_R LK_PIE_GPLL#_R () PLK_EUG PI/R#_ SR# RP X LK_PIE_GPLL# () LK_PIE_GPLL_R PLK_PM PLK_PM_R SR LK_PIE_GPLL () To N R _ T +V R K_ PI/R#_ LK_MH_OE#_R PLK_R_R SR/R#_H R _ LK_MH_OE# () R _ NEW_LKREQ#_R () PLK_OZ PI/TME SR#/R#_G R _ NEW_LKREQ# () R *K_ R K_ PI_LK_SIO_R LK_PIE_NEW_R PI SR RP X LK_PIE_NEW () +V R *K_ LK_PIE_NEW_R# LK_PIE_NEW# () To New ard PLK R SR# R _ () PLK_ R K_ PI/SR_EN LK_PIE_MINI_R LK_PIE_MINI () R _ PLK_IH_R SR/R#_F RP X LK_PIE_MINI#_R PIF/ITP_EN SR#/R#_E LK_PIE_MINI# () To MINI +V R *K_ G_XIN LK_PIE_MINI_R () PLK_IH XTL_IN SR RP X LK_PIE_MINI () R K_ LK_PIE_MINI#_R LK_PIE_MINI# () To WLN G_XOUT SR# XTL_OUT LK_PIE_LN_R LK_PIE_LN () R _ FS SR RP X LK_PIE_LN#_R () LKUS_ LK_PIE_LN# () To LN LK_SEL US_/FS SR# R.K_ LK_SEL LK_PIE_IH_R FS/TEST/MOE SR/R#_ RP X LK_PIE_IH () LK_PIE_IH#_R LK_PIE_IH# () To S LK_SEL FS SR#/R#_ R K_ REF/FS/TESTSEL LK_PIE_ST_R SR/ST RP X LK_PIE_ST () R _ LK_PIE_ST#_R () M_IH VSS_PI SR#/ST# LK_PIE_ST# () To S VSS_ REFSSLK_R VSS_IO SR/SE REFSSLK#_R VSS_PLL SR#/SE VSS_PU REFLK_R RP IV@X VSS_SR SR/OT REFLK () REFLK#_R VSS_SR SR#/OT# REFLK# () To N VSS_SR VSS_REF KPWRG/PWRWN# K_PWRG () ISLPRSGLFT/ SLGSPT GLK_SM GT_SM LK_PIE_MINI_R LK_PIE_MINI#_R GLK_SM () GT_SM () RP RP RP X X X PM_STPPI# () PM_STPPU# () LK_PU_LK () LK_PU_LK# () LK_MH_LK () LK_MH_LK# () LK_PIE_MINI () LK_PIE_MINI# () To S To PU To N To MINI Pin Pin Pin Pin ISLPRS RTMT- (LPRSK) (LK) PI/TME PI- PI-/M_SEL PIF-/ITP_EN PI/TME internal P PI-/SR_EN internal P PI-/M_SEL internal P PIF-/ITP_EN internal P PULL HIGH NO OVERLOKING (default) PIN/ IS SR PIN / IS MHz PIN / IS PUITP PULL OWN NORML RUN PIN/ IS PI_STOP/PU_STOP PIN / IS SR/OT PIN / IS SR (default) (default) (default) PLK_PM PLK_ LKUS_ M_IH PLK_IH PLK_EUG / REV_ hange Value *p_ *p_ p_ *p_ *p_ *p_ REFSSLK#_R REFSSLK_R RP RP IV@X EV@X REFSSLK# () REFSSLK () LK_MXM () LK_MXM# () To N To MXM PU lock select SEL Frequency Select Table FS FS FS Frequency +.V () PU_SEL R _ R R *_ *K_ LK_SEL MH_SEL () FS lock Gen I (,,,) ST Q RHUN +V R K_ GT_SM Mhz Mhz Mhz Mhz Mhz Reserved Mhz Mhz +.V +.V () PU_SEL R _ R R LK_SEL R _ LK_SEL () PU_SEL MH_SEL () R R *_ *K_ *_ *K_ MH_SEL () FS FS +V R K_ NEW_LKREQ#_R (,,,) SLK / REV_ dd for ES +V Q RHUN *.u/v_ K_ GLK_SM Quanta omputer Inc. PROJET : LS Santa Rosa Size ocument Number Rev LK. GEN./ K ate: Tuesday, January, Sheet of R
3 PU(HOST) () H_#[:] () H_ST# () H_REQ#[:] () H_#[:] () H_ST# () H_M# () H_FERR# () H_IGNNE# () H_STPLK# () H_INTR () H_NMI () H_SMI# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_REQ# H_REQ# H_REQ# H_REQ# H_REQ# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# U J []# S# H L []# NR# E L []# PRI# G K []# M []# EFER# H N []# RY# F J []# SY# E N []# P []# R# F P []# L H_IERR# []# IERR# R P []# INIT# P []# R []# LOK# H M ST[]# RESET# K REQ[]# RS[]# F H REQ[]# RS[]# F K REQ[]# RS[]# G J REQ[]# TRY# G L REQ[]# HIT# G Y []# HITM# E U []# R []# PM[]# W []# PM[]# U []# PM[]# Y []# PM[]# U []# PRY# R []# PREQ# T XP_TK []# TK T XP_TI []# TI W []# TO W XP_TMS []# TMS Y XP_TRST# []# TRST# U XP_RESET# []# R# V []# W []# []# THERML []# H_PROHOT_R# []# PROHOT# V H_THERM ST[]# THERM H_THERM THERM M# THERMTRIP#_PWR FERR# THERMTRIP# IGNNE# R GROUP R GROUP STPLK# LINT LINT SMI# IH XP/ITP SIGNLS ONTROL H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# OMP R OMP R OMP R OMP R LK_PU_LK () LK_PU_LK# () +.V H_STN# () H_STP# () H_INV# ()./F_./F_./F_./F_ H_PSLP# () H_PWR# () H_PUSLP# () PSI# () H_S# () H_NR# () H_PRI# () H_EFER# () H_RY# () H_SY# () H_REQ# () H_INIT# () H_LOK# () H_PURST# () H_RS# () H_RS# () H_RS# () H_TRY# () T T T T T T H_HIT# () H_HITM# () +.V H_PROHOT# () / REV_ dd H_PURST# / REV_ dd IH_PRSTP# (,,) H_PWRG ().u/v_ SYS_RST# () PU Thermal monitor / REV_ mount () N_MLK () N_MT () THERM_LERT# XP_TMS XP_TI XP_TK XP_TRST# +V +V +V +V THERM_MT / REV_ Mount R THERM_MLK THERM_MT THERM_LERT#_R THER_SH# THERM_MLK THERMTRIP#_PWR THERM_LERT#_R M RSV[] N +V RSV[] T RSV[] PU FN V RSV[] RSV[] / REV_ dd for ES R RSV[] RSV[] _ / REV_ dd for ES +V RSV[] RSV[] F Q RSV[] MMT *VPORT_ R THER_SH# SYS_SHN# () Merom all-out Rev a K_ () H_#[:] H_#[:] () U VPORT_ H_# E H_# H_# []# []# Y F H_# H_# []# []# E H_# () FNSIG +V H=.mm H_# []# []# V G H_# H_# []# []# V F H_# H_# []# V U N []# G H_# TH_FN_POWER H_# []# []# T H_#.u/.V_ VO E H_# []# []# U H_# R _ E H_# []# []# U H_# () SYSFNON# /FON K H_# []# []# Y H_# G H_# []# []# W H_# () VFN VSET VPORT_ PTI_WY-GZ J u/v_ *.u_ H_# []# []# Y J H_# H_# []# []# W G.u_ H H_# H_# []# []# W F H_# H_# []# []# H_# FNPWR =.*VSET K / REV_ NI H_# []# []# H H_# []# []# () H_STN# J STN[]# STN[]# Y H_STN# () () H_STP# H STP[]# STP[]# H_STP# () Thermal Trip +.V () H_INV# H INV[]# INV[]# U H_INV# () PU/P (ITP) () H_#[:] H_#[:] () N []# []# E / REV_ el K []# []# +.V,dd R RESERVE T GRP H LK LK[] LK[] H_# H_# H_# P H_# []# []# R H_# []# []# L H_# []# []# M H_# []# []# L H_# []# []# M H_# []# []# E P +.V H_# []# []# F P H_# []# []# P H_# []# []# E T H_# []# []# R H_# []# []# L H_# []# []# T H_# []# []# F N R []# []# () H_STN# L K/F_ STN[]# STN[]# E () H_STP# M STP[]# STP[]# F () H_INV# N INV[]# INV[]# H_GTLREF R *K_ PU_TEST GTLREF OMP[] R MIS R *K_ PU_TEST TEST OMP[] U PU_TEST TEST OMP[] T PU_TEST TEST OMP[] Y T F PU_TEST TEST T F PU_TEST TEST PRSTP# E T R TEST PSLP# K/F_ PWR# () PU_SEL SEL[] PWRGOO () PU_SEL SEL[] SLP# () PU_SEL SEL[] PSI# E T GRP T GRP T GRP Merom all-out Rev a R R._ R _._ *.K_ T.u/V_ R _ R _ R _ R _ R R R Q RHUN Q RHUN K_ *_ K_ THER_SH# (,,) ELY_VR_PWRGOO U SLK S LERT# OVERT# LM R K_ +.V R._ V XP XN R K_ R +V *MX RESS: H LMV H_THERM H_THERM R _ H=.mm U SLK S LERT# OVERT# V XP XN Q FVN LMV SYS_SHN# () H_THERM H_THERM PM_THRMTRIP# (,) Quanta omputer Inc. PROJET : LS Santa Rosa Size ocument Number Rev PU( of )/FN/Thermal.u/V_ *S ate: Tuesday, January, Sheet of R K_ K_ / REV_ dd R Q MMT *_ R *K_ p_ R
4 +V_PRO H_VI () H_VI () H_VI () H_VI () H_VI () H_VI () H_VI () VSENSE () VSSSENSE () V_ORE V_ORE +.V +.V Size ocument Number Rev ate: Sheet of Quanta omputer Inc. PROJET : LS Santa Rosa PU( of ) Tuesday, January, Size ocument Number Rev ate: Sheet of Quanta omputer Inc. PROJET : LS Santa Rosa PU( of ) Tuesday, January, Size ocument Number Rev ate: Sheet of Quanta omputer Inc. PROJET : LS Santa Rosa PU( of ) Tuesday, January, PU(Power) / REV_ Mount, u/.v_ u/.v_ *u/.v_ *u/.v_.u/v_.u/v_.u/v_.u/v_ *u/.v_ *u/.v_.u/v_.u/v_ *u/.v_ *u/.v_ *u/.v_ *u/.v_ u/.v_ u/.v_ u/.v_ u/.v_ U Merom all-out Rev a. U Merom all-out Rev a. VSS[] P VSS[] E VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] F VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] E VSS[] E VSS[] E VSS[] E VSS[] E VSS[] E VSS[] E VSS[] E VSS[] E VSS[] F VSS[] F VSS[] F VSS[] F VSS[] F VSS[] F VSS[] F VSS[] F VSS[] F VSS[] G VSS[] G VSS[] G VSS[] G VSS[] H VSS[] H VSS[] H VSS[] H VSS[] J VSS[] J VSS[] J VSS[] J VSS[] K VSS[] K VSS[] K VSS[] K VSS[] L VSS[] L VSS[] L VSS[] L VSS[] M VSS[] M VSS[] M VSS[] M VSS[] N VSS[] N VSS[] N VSS[] N VSS[] P VSS[] VSS[] F VSS[] F VSS[] F VSS[] F VSS[] F VSS[] F VSS[] F VSS[] VSS[] E VSS[] E VSS[] E VSS[] P VSS[] P VSS[] R VSS[] R VSS[] R VSS[] R VSS[] T VSS[] T VSS[] T VSS[] T VSS[] U VSS[] U VSS[] U VSS[] U VSS[] V VSS[] V VSS[] V VSS[] V VSS[] W VSS[] W VSS[] W VSS[] W VSS[] Y VSS[] Y VSS[] Y VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] E VSS[] E VSS[] Y VSS[] VSS[] E VSS[] E VSS[] E VSS[] F u/.v_ u/.v_ u/.v_ u/.v_ + u/.v_ + u/.v_ u/.v_ u/.v_ + u/.v_ + u/.v_ *u/.v_ *u/.v_ + u/.v_ + u/.v_.u/v_.u/v_ *u/.v_ *u/.v_ *u/.v_ *u/.v_ u/.v_ u/.v_ *u/.v_ *u/.v_ U Merom all-out Rev a. U Merom all-out Rev a. V[] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[] E V[] E V[] E V[] E V[] E V[] E V[] E V[] E V[] E V[] F V[] F V[] F V[] F V[] F V[] F V[] F V[] F V[] F V[] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[] E V[] E V[] E V[] E V[] E V[] E V[] E V[] E V[] F V[] F V[] F V[] F V[] F V[] F V[] F V[] F V[] VP[] J VP[] K VP[] M VP[] J VP[] K VP[] M VP[] N VP[] N VP[] R VP[] R VP[] T VP[] T VP[] V VP[] W VSENSE F VI[] VI[] F VI[] E VI[] F VI[] E VI[] F VI[] E VSSSENSE E V[] VP[] G VP[] V R /F_ R /F_ *u/.v_ *u/.v_ u/.v_ u/.v_.u_.u_.u/v_.u/v_ *u/.v_ *u/.v_ R _ R _ u/.v_ u/.v_ *u/.v_ *u/.v_ *u/.v_ *u/.v_ *u/.v_ *u/.v_ R /F_ R /F_ u/.v_ u/.v_ u/v_ u/v_ *u/.v_ *u/.v_ *u/.v_ *u/.v_ u/.v_ u/.v_ *u/.v_ *u/.v_ u/.v_ u/.v_ *u/.v_ *u/.v_ *u/.v_ *u/.v_.u/v_.u/v_ *u/.v_ *u/.v_ *u/.v_ *u/.v_
5 N(HOST) H_# H_# H_#_ J E H_# +.V H_# H_#_ H_#_ G H_# H_# H_#_ H_#_ G H_# H_# H_#_ H_#_ M M H_# H_# H_#_ H_#_ H H_# H_# H_#_ H_#_ F H H_# R H_# H_#_ H_#_ L G H_# H_# H_#_ H_#_ G F H_# /F_ H_# H_#_ H_#_ N H_# H_# H_#_ H_#_ K H H_# H_SWING H_# H_#_ H_#_ M H_# H_# H_#_ H_#_ L N H_# H_# H_#_ H_#_ J N H_# R H_# H_#_ H_#_ H H_# /F_ H_# H_#_ H_#_ K P H_#.u/V_ H_# H_#_ H_#_ P K H_# H_# H_#_ H_#_ R M H_# H_# H_#_ H_#_ W H_# H_# H_#_ H_#_ H Y H_# H_# H_#_ H_#_ L V H_# H_# H_#_ H_#_ M H_# H_# H_#_ H_#_ M J H_# H_# H_#_ H_#_ N N H_# H_# H_#_ H_#_ J N H_# H_# H_#_ H_#_ W H_# H_# H_#_ H_#_ E W H_# H_# H_#_ H_#_ N H_# H_ROMP H_# H_#_ H_#_ Y H_# H_# H_#_ H_#_ E Y H_# H_# H_#_ H_#_ P H_# R H_# H_#_ H_#_ W H_# H_# H_#_ H_#_ N H_#./F_ H_# H_#_ H_#_ N H_# H_#_ E H_S# () H_# H_#_ H_S# G H_ST# () H_# H_#_ H_ST#_ H H_ST# () H_# H_#_ H_ST#_ G H_NR# () H_# H_#_ H_NR# H_PRI# () H_# H_#_ H_PRI# E H_REQ# () H_# H_#_ H_REQ# F H_EFER# () H_# H_#_ H_EFER# +.V H_SY# () H_# H_#_ H_SY# LK_MH_LK () H_# H_#_ HPLL_LK M LK_MH_LK# () H_# H_#_ HPLL_LK# M Y H_PWR# () H_# H_#_ H_PWR# H H_RY# () H_# H_#_ H_RY# K E H_HIT# () R H_# H_#_ H_HIT# E H_HITM# () H_# H_#_ H_HITM# G H_LOK# ()./F_ H_# H_#_ H_LOK# G J H_TRY# () H_# H_#_ H_TRY# H H_SOMP H_# H_#_ J H_# H_#_ E H_# H_#_ E H_INV#[:] () H_# H_#_ H H_INV# H_# H_#_ H_INV#_ K J H_INV# H_# H_#_ H_INV#_ L H H_INV# +.V H_# H_#_ H_INV#_ J H_INV# H_# H_#_ H_INV#_ E E H_STN#[:] () H_# H_#_ J H_STN# H_# H_#_ H_STN#_ M J H_STN# H_# H_#_ H_STN#_ K E H_STN# R H_# H_#_ H_STN#_ J H_STN# H_# H_#_ H_STN#_ H H H_STP#[:] ()./F_ H_# H_#_ H L H_SOMP# +.V R K/F_ R () H_#[:] / REV_ dd L for ES () H_PURST# () H_PUSLP# L H_SWING H_ROMP H_SOMP H_SOMP# KLM-T_ H_VREF W W E U H_#_ H_SWING H_ROMP H_SOMP H_SOMP# H_PURST# H_PUSLP# H_VREF H_VREF RESTLINE_p HOST H_STP#_ H_STP#_ K H_STP#_ H_STP#_ J H_REQ#_ M H_REQ#_ E H_REQ#_ H_REQ#_ H H_REQ#_ H_RS#_ E H_RS#_ H_RS#_ H_STP# H_STP# H_STP# H_STP# H_REQ# H_REQ# H_REQ# H_REQ# H_REQ# H_RS# H_RS# H_RS# H_#[:] () H_REQ#[:] () H_RS#[:] () K/F_.u/V_ GM : JSLTT PM : JSLUT GL : JSLVT Quanta omputer Inc. PROJET : LS Santa Rosa Size ocument Number Rev GMH HOST( of ) ate: Tuesday, January, Sheet of
6 (,) M (,) M () MH_SEL () MH_SEL () MH_SEL () MH_FG_ () MH_FG_ () MH_FG_ () MH_FG_ () MH_FG_ () MH_FG_ () MH_FG_ () PM_MUSY# (,,) IH_PRSTP# () PM_EXTTS# () PM_EXTTS#,,) ELY_VR_PWRGOO () PLTRST#_N (,) PM_THRMTRIP# (,) PM_PRSLPVR M_ROMP# R /F_ +.VSUS R /F_ M_ROMP U R EV@_ TLK R EV@_ T +V_PEG P U RSV P RSV SM_K_ V M_LK_R () R RSV SM_K_ M_LK_R () () INT_LVS_PWM J L_KLT_TRL N EXP OMPX R./F_ RSV SM_K_ M_LK_R () () INT_LVS_LON H TLK M_LK_R () +V R IV@K_ L_KLT_EN PEG_OMPI N R RSV SM_K_ V E R IV@K_ T L_TRL_LK PEG_OMPO M R RSV E L_TRL_T M RSV SM_K#_ W M_LK_R# () () INT_LVS_EILK L LK N PEG_RXN RSV SM_K#_ M_LK_R# () () INT_LVS_EIT L T PEG_RX#_ J PEG_RXN () J PEG_RXN_H RSV SM_K#_ W M_LK_R# () () INT_LVS_IGON K L_V_EN PEG_RX#_ L R PEG_RXN RSV SM_K#_ W M_LK_R# () PEG_RXN () R IV@.K_ LVS_IG PEG_RX#_ N M PEG_RXN RSV L LVS_IG PEG_RX#_ T PEG_RXN () L PEG_RXN RSV SM_KE_ E M_KE (,) T L PEG_RXN () R IV@_ LVS_VG PEG_RX#_ T M PEG_RXN RSV SM_KE_ Y M_KE (,) N LVS_VREFH PEG_RX#_ U PEG_RXN () PEG_RXN RSV SM_KE_ M_KE (,) N LVS_VREFL PEG_RX#_ Y PEG_RXN () PEG_RXN SM_KE_ G M_KE (,) () INT_TXLLKOUT- LVS_LK# PEG_RX#_ Y PEG_RXN () PEG_RXN () INT_TXLLKOUT+ LVS_LK PEG_RX#_ PEG_RXN () PEG_RXN SM_S#_ G M_S# (,) () INT_TXULKOUT- LVS_LK# PEG_RX#_ W PEG_RXN () PEG_RXN SM_S#_ K M_S# (,) () INT_TXULKOUT+ E LVS_LK PEG_RX#_ PEG_RXN () PEG_RXN SM_S#_ G M_S# (,) PEG_RX#_ PEG_RXN () H PEG_RXN RSV SM_S#_ E M_S# (,) () INT_TXLOUT- G LVS_T#_ PEG_RX#_ G PEG_RXN () PEG_RXN RSV () INT_TXLOUT- E LVS_T#_ PEG_RX#_ H PEG_RXN () J PEG_RXN RSV SM_OT_ H M_OT (,) () INT_TXLOUT- F LVS_T#_ PEG_RX#_ G PEG_RXN () K PEG_RXN RSV SM_OT_ J M_OT (,) PEG_RX#_ G PEG_RXN () F RSV SM_OT_ J M_OT (,) H PEG_RXP RSV SM_OT_ E M_OT (,) () INT_TXLOUT+ G LVS_T_ PEG_RX_ J PEG_RXP () K PEG_RXP_H RSV () INT_TXLOUT+ E M_ROMP LVS_T_ PEG_RX_ L J PEG_RXP RSV SM_ROMP L () INT_TXLOUT+ F M_ROMP# LVS_T_ PEG_RX_ M PEG_RXP () F PEG_RXP RSV SM_ROMP# K +SMR_VREF PEG_RX_ U PEG_RXP () G PEG_RXP RSV SM_ROMP_VOH PEG_RX_ T PEG_RXP () PEG_RXP RSV SM_ROMP_VOH K () INT_TXUOUT- G SM_ROMP_VOL LVS_T#_ PEG_RX_ T PEG_RXP () PEG_RXP RSV SM_ROMP_VOL L () INT_TXUOUT- LVS_T#_ PEG_RX_ W PEG_RXP () J PEG_RXP RSV () INT_TXUOUT- PEG_RXP () SMR_VREF_MH R _ LVS_T#_ PEG_RX_ W E PEG_RXP RSV SM_VREF_ R PEG_RX_ PEG_RXP () H PEG_RXP RSV SM_VREF_ W PEG_RXP () R *K_ PEG_RX_ Y W PEG_RXP RSV +.VSUS () INT_TXUOUT+ E PEG_RXP () R *K_ LVS_T_ PEG_RX_ K PEG_RXP RSV () INT_TXUOUT+ LVS_T_ PEG_RX_ PEG_RXP () PEG_RXP RSV () INT_TXUOUT+ PEG_RXP () REFLK LVS_T_ PEG_RX_ H PEG_RXP RSV PLL_REF_LK REFLK () PEG_RXP () REFLK# PEG_RX_ G PEG_RXP RSV PLL_REF_LK# REFLK# () PEG_RXP () REFSSLK PEG_RX_ H PEG_RXP RSV PLL_REF_SSLK H REFSSLK () PEG_RXP () REFSSLK# PEG_RX_ G RSV PLL_REF_SSLK# H REFSSLK# () INT_TV_OMP E _PEG_TXN_H PEG_TXN () INT_TV_Y/G PEG_TX#_ N EV@.u/V_ RSV TV PEG_TXN_H EV@.u/V_ RSV PEG_LK K LK_PIE_GPLL () () INT_TV_Y/G G PEG_TXN () INT_TV_/R TV_ PEG_TX#_ U _PEG_TXN_H EV@.u/V_ RSV PEG_LK# K LK_PIE_GPLL# () () INT_TV_/R K TV_ PEG_TX#_ U PEG_TXN () _PEG_TXN_H EV@.u/V_ RSV PEG_TX#_ N PEG_TXN () _PEG_TXN PEG_TXN MI_TXN[:] () F EV@.u/V_ TV_RTN PEG_TX#_ R PEG_TXN () J _PEG_TXN EV@.u/V_ PEG_TXN PEG_TXN () MI_TXN +V TV_RTN PEG_TX#_ T _PEG_TXN EV@.u/V_ PEG_TXN MI_RXN_ N L PEG_TXN () MI_TXN TV_RTN PEG_TX#_ Y _PEG_TXN EV@.u/V_ PEG_TXN MI_RXN_ J PEG_TXN () MI_TXN R IV@.K_ PEG_TX#_ W _PEG_TXN EV@.u/V_ PEG_TXN MI_RXN_ N M PEG_TXN () MI_TXN R IV@.K_ TV_ONSEL_ PEG_TX#_ W _PEG_TXN EV@.u/V_ PEG_TXN MI_RXN_ N MI_TXP[:] () P TV_ONSEL_ PEG_TX#_ PEG_TXN () _PEG_TXN EV@.u/V_ PEG_TXN PEG_TXN () MI_TXP R EV@_ PEG_TX# PEG_TXN EV@.u/V_ PEG_TXN MI_RXP_ M PEG_TXN () MI_TXP R EV@_ PEG_TX#_ P _PEG_TXN EV@.u/V_ PEG_TXN FG_ MI_RXP_ J PEG_TXN () MI_TXP PEG_TX#_ N _PEG_TXN EV@.u/V_ PEG_TXN FG_ MI_RXP_ N PEG_TXN () MI_TXP PEG_TX#_ H N _PEG_TXN EV@.u/V_ PEG_TXN MI_RXN[:] () PEG_TXN () MH_FG_ FG_ MI_RXP_ N PEG_TX#_ E _PEG_TXN EV@.u/V_ PEG_TXN T PEG_TXN () MH_FG_ FG_ MI_RXN PEG_TX#_ H T FG_ MI_TXN_ J F MI_RXN INT_RT_LU _PEG_TXP_H EV@.u/V_ () INT_RT_LU PEG_TXP () MH_FG_ FG_ MI_TXN_ J H MI_RXN RT_LUE PEG_TX_ M _PEG_TXP_H EV@.u/V_ T N PEG_TXP () MH_FG_ FG_ MI_TXN_ M G MI_RXN INT_RT_GRN RT_LUE# PEG_TX_ T _PEG_TXP_H EV@.u/V_ T G MI_RXP[:] () () INT_RT_GRN PEG_TXP () MH_FG_ FG_ MI_TXN_ M K RT_GREEN PEG_TX_ T _PEG_TXP_H EV@.u/V_ T J FG_ J PEG_TXP () MI_RXP INT_RT_RE RT_GREEN# PEG_TX_ N _PEG_TXP EV@.u/V_ PEG_TXP () INT_RT_RE PEG_TXP () MH_FG_ FG_ MI_TXP_ J F MI_RXP RT_RE PEG_TX_ R _PEG_TXP EV@.u/V_ PEG_TXP T R PEG_TXP () MH_FG_ FG_ MI_TXP_ J E MI_RXP RT_RE# PEG_TX_ U _PEG_TXP EV@.u/V_ PEG_TXP T L FG_ MI_TXP_ M PEG_TXP () MI_RXP PEG_TX_ W J _PEG_TXP EV@.u/V_ PEG_TXP FG_ MI_TXP_ M PEG_TXP () INT_RT_LK PEG_TX_ Y E _PEG_TXP PEG_TXP () INT_RT_LK K PEG_TXP () MH_FG_ INT_RT_T PEG_TX_ Y EV@.u/V_ FG_ RT LK _PEG_TXP EV@.u/V_ PEG_TXP T E () INT_RT_T PEG_TXP () MH_FG_ FG_ G R IV@/F_ HSYN_ RT T PEG_TX PEG_TXP EV@.u/V_ PEG_TXP T K FG_ () INT_HSYN F PEG_TXP () RTIREF RT_HSYN PEG_TX_ M _PEG_TXP EV@.u/V_ PEG_TXP PEG_TXP () MH_FG_ FG_ R IV@/F_ VSYN_ RT_TVO_IREF PEG_TX PEG_TXP PEG_TXP T M () INT_VSYN E PEG_TXP () MH_FG_ PEG_TX_ EV@.u/V_ FG_ RT_VSYN _PEG_TXP EV@.u/V_ PEG_TXP T L FG_ PEG_TX_ G PEG_TXP () N _PEG_TXP EV@.u/V_ PEG_TXP FG_ PEG_TXP () R EV@_ HSYN_ PEG_TX_ E L _PEG_TXP EV@.u/V_ PEG_TXP FG_ PEG_TX_ H PEG_TXP () R EV@_ VSYN_ lose U RESTLINE_p GFX_VI_ E G PM_M_USY# GFX_VI_ To HMI L PM_EXTTS# PM_PRSTP# GFX_VI_ L _PEG_TXN_H IV@.u/V_ PM_EXT_TS#_ GFX_VI_ SVO_RE- () J PM_EXT_TS#_ GFX_VR_EN E W _PEG_TXP_H IV@.u/V_ SVO_RE+ () R _RST_IN#_MH PWROK V lose U R *_ PM_THRMTRIP#_GMH RSTIN# N +.V_X THERMTRIP# G PRSLPVR For EV@ For IV@ R _PEG_TXN_H IV@.u/V_ L_LK M L_LK () RT R/G/ RT R/G/ SVO_LUE- () L_T K L_T () J K/F_ TV // TV // _PEG_TXP_H IV@.u/V_ N_ L_PWROK T MPWROK () SVO_LUE+ () K L_RST# () USE ohm R USE ohm R N_ L_RST# N K +.V_L_VREF N_ L_VREF M L N_ L N_ L R _PEG_TXN_H IV@.u/V_ N_ SVO_GREEN- () L N_ K.u/V_ /F_ R /F_ INT_RT_LU _PEG_TXP_H IV@.u/V_ N_ SVO_GREEN+ () J N_ SVO_TRL_LK H SVO_TRLLK () E R /F_ INT_RT_GRN N_ SVO_TRL_T K SVO_TRLT () LK_MH_OE# N_ LK_REQ# G LK_MH_OE# () R /F_ INT_RT_RE N_ IH_SYN# G MH_IH_SYN# () _PEG_TXN_H IV@.u/V_ N_ SVO_LK- () N_ GMH_TEST R _ R /F_ INT_TV_OMP _PEG_TXP_H IV@.u/V_ N_ TEST_ SVO_LK+ () K GMH_TEST R K_ N_ TEST_ R R /F_ INT_TV_Y/G RESTLINE_p +.VSUS R K/F_ SM_ROMP_VOH R EV@_ INT_RT_LK R /F_ INT_TV_/R R EV@_ INT_RT_T PEG_RXN_H R EV@_ PEG_RXN () R R IV@_ SVO_INT- ().K/F_.u_.u/.V_ REFLK R.K_ RTIREF PEG_RXP_H R EV@_ PEG_RXP () REFLK# R IV@_ +V RP EV@X SVO_INT+ () RP EV@X REFSSLK For IV@ USE.K ohm R SM_ROMP_VOL REFSSLK# For EV@ USE ohm R R K_ LK_MH_OE# Quanta omputer Inc. R K_ PM_EXTTS# R PROJET : LS Santa Rosa R K_ PM_EXTTS# K/F_.u_.u/.V_ Size ocument Number Rev RSV R MUXING LK FG MI GRPHIS VI PM ME N MIS LVS PI-EXPRESS GRPHIS TV VG GMH MI/VIEO( of ) Tuesday, January, ate: Sheet of
7 N(Memory controller) () M Q[:] () M Q[:] U UE M Q R M Q M Q S_Q_ S_S_ M S# (,) P M Q S_Q_ S_S_ Y W M Q S_Q_ S_S_ K M S# (,) R M Q S_Q_ S_S_ G M Q S_Q_ S_S_ F M S# (,) W M Q S_Q_ S_S_ G Y M Q S_Q_ M S# (,) W M Q S_Q_ R M Q S_Q_ S_S# L N M Q S_Q_ S_S# E R M Q S_Q_ M M[:] () N M M M Q S_Q_ T M M M Q S_Q_ S_M_ T V M M M Q S_Q_ S_M_ R W M M M Q S_Q_ S_M_ V M M M Q S_Q_ S_M_ M M M Q S_Q_ S_M_ M M M Q S_Q_ S_M_ K F M M M Q S_Q_ S_M_ W M M M Q S_Q_ S_M_ L G M M M Q S_Q_ S_M_ W M M M Q S_Q_ S_M_ H J M M M Q S_Q_ S_M_ G E M M M Q S_Q_ S_M_ J M M M Q S_Q_ S_M_ Y M M M Q S_Q_ S_M_ F G M M M Q S_Q_ S_M_ N Y M Q S_Q_ S_M_ W H M Q S_Q_ M QS[:] () F M QS M Q S_Q_ E M QS M Q S_Q_ S_QS_ T F M QS M Q S_Q_ S_QS_ T W M QS M Q S_Q_ S_QS_ E J M QS M Q S_Q_ S_QS_ E M QS M Q S_Q_ S_QS_ J M QS M Q S_Q_ S_QS_ K G M QS M Q S_Q_ S_QS_ J M QS M Q S_Q_ S_QS_ K E M QS M Q S_Q_ S_QS_ L M QS M Q S_Q_ S_QS_ J F M QS M Q S_Q_ S_QS_ H K M QS M Q S_Q_ S_QS_ L H M QS M Q S_Q_ S_QS_ K M QS M Q S_Q_ S_QS_ E G M QS M QS#[:] () M Q S_Q_ S_QS_ P K F M QS# M Q S_Q_ S_QS_ V M QS# M Q S_Q_ S_QS#_ T K R M QS# M Q S_Q_ S_QS#_ U M QS# M Q S_Q_ S_QS#_ J W M QS# M Q S_Q_ S_QS#_ M QS# M Q S_Q_ S_QS#_ L T M QS# M Q S_Q_ S_QS#_ L M QS# M Q S_Q_ S_QS#_ J W M QS# M Q S_Q_ S_QS#_ K M QS# M Q S_Q_ S_QS#_ J W M QS# M Q S_Q_ S_QS#_ K M QS# M Q S_Q_ S_QS#_ H K Y M QS# M Q S_Q_ S_QS#_ K M QS# M Q S_Q_ S_QS#_ J V M QS# M Q S_Q_ S_QS#_ F M QS# M Q S_Q_ S_QS#_ P L T M Q S_Q_ S_QS#_ V M [:] (,) M Q S_Q_ K V M M Q S_Q_ M M Q S_Q_ S_M_ J K T M M Q S_Q_ S_M_ M M Q S_Q_ S_M_ E W M M Q S_Q_ S_M_ G M M Q S_Q_ S_M_ K K V M M Q S_Q_ S_M_ G M M Q S_Q_ S_M_ H U M M Q S_Q_ S_M_ W M M Q S_Q_ S_M_ L T M M Q S_Q_ S_M_ F M M Q S_Q_ S_M_ K E M M Q S_Q_ S_M_ E M M Q S_Q_ S_M_ J M M Q S_Q_ S_M_ M M Q S_Q_ S_M_ J G E M M Q S_Q_ S_M_ M M Q S_Q_ S_M_ L J M M Q S_Q_ S_M_ Y M M Q S_Q_ S_M_ L M M Q S_Q_ S_M_ M M Q S_Q_ S_M_ K Y M M Q S_Q_ S_M_ G M M Q S_Q_ S_M_ E L G M M Q S_Q_ S_M_ E M M Q S_Q_ S_M_ G K W M M Q S_Q_ S_M_ M M Q S_Q_ S_M_ J K M Q S_Q_ S_M_ G M Q S_Q_ J M Q S_Q_ M Q S_Q_ J M Q S_Q_ S_RS# V TP_S_RVEN# M RS# (,) M Q S_Q_ S_RS# E F Y TP_S_RVEN# M Q S_Q_ S_RVEN# Y M Q S_Q_ S_RVEN# Y T H T M Q S_Q_ M Q S_Q_ G T M Q S_Q_ S_WE# M WE# (,) M Q S_Q_ S_WE# Y M Q S_Q_ M Q S_Q_ K M Q S_Q_ M Q S_Q_ E R M Q S_Q_ M Q S_Q_ R M Q S_Q_ M Q S_Q_ J R M Q S_Q_ M Q S_Q_ N M Q S_Q_ M Q S_Q_ M M Q S_Q_ M Q S_Q_ R N M Q S_Q_ M Q S_Q_ T T M Q S_Q_ M Q S_Q_ Y N M Q S_Q_ M Q S_Q_ Y M M Q S_Q_ M Q S_Q_ U N M Q S_Q_ S_Q_ T S_Q_ RESTLINE_p R SYSTEM MEMORY RESTLINE_p R SYSTEM MEMORY M S# (,) M S# (,) M S# (,) M S# (,) M M[:] () M QS[:] () M QS#[:] () M [:] (,) M RS# (,) T M WE# (,) Quanta omputer Inc. PROJET : LS Santa Rosa Size ocument Number Rev MH R( of ) ate: Tuesday, January, Sheet of
8 N(Power-) +.V UG T UF V_ T V_ V_XG_NTF_ T H V_ V_XG_NTF_ T +.V V_NTF_ V_ V_XG_NTF_ T V_NTF_ V_ V_XG_NTF_ T + V_NTF_ K V_ V_XG_NTF_ T V_NTF_ VSS_NTF_ T J V_ V_XG_NTF_ T u/.v_.u/.v_.u/.v_ V_NTF_ VSS_NTF_ T J u/v_ V_ V_XG_NTF_ T.u/V_ V_NTF_ VSS_NTF_ U H V_ V_XG_NTF_ U V_NTF_ VSS_NTF_ U H V_ V_XG_NTF_ U V_NTF_ VSS_NTF_ V H V_ V_XG_NTF_ U F V_NTF_ VSS_NTF_ V F V_ V_XG_NTF_ U F V_NTF_ VSS_NTF_ V_XG_NTF_ U H V_NTF_ VSS_NTF_ V_XG_NTF_ U H V_NTF_ VSS_NTF_ V_XG_NTF_ U H V_NTF_ VSS_NTF_ R V_ V_XG_NTF_ U H +.V V_NTF_ VSS_NTF_ V_XG_NTF_ V J V_NTF_ VSS_NTF_ F V_XG_NTF_ V J V_NTF_ VSS_NTF_ F V_XG_NTF_ V K V_NTF_ VSS_NTF_ K V_XG_NTF_ V K V_NTF_ VSS_NTF_ M V_XG_NTF_ V K V_NTF_ VSS_NTF_ M V_XG_NTF_ V K R V_NTF_ VSS_NTF_ P R +.VSUS +.VSUS V_XG_NTF_ V V_NTF_ VSS_NTF_ P V_XG_NTF_ Y IV@_ IV@_ J V_NTF_ VSS_NTF_ R POWER V_XG_NTF_ Y M V_NTF_ VSS_NTF_ R V_XG_NTF_ Y L +.V_V_XG_NTF V_NTF_ VSS_NTF_ R U V_SM_ V_XG_NTF_ Y L V_NTF_ U V_SM_ V_XG_NTF_ Y V_NTF_ U V_SM_ V_XG_NTF_ Y V_NTF_ V V_SM_ V_XG_NTF_ Y V_NTF_ W R V_SM_ V_XG_NTF_ Y P IV@u/V_ IV@u/V_ IV@.u/V_ IV@.u/V_ V_NTF_ W IV@.u/V_ IV@u/V_ EV@_ P u/v_ u/v_ V_SM_ V_XG_NTF_ Y V_NTF_ Y R.u/V_ V_SM_ V_XG_NTF_ Y V_NTF_ V_SM_ V_XG_NTF_ Y R V_NTF_ V_SM_ V_XG_NTF_ Y V_NTF_ V_SM_ V_XG_NTF_ Y V_NTF_ V_SM_ V_XG_NTF_ Y V_NTF_ POWER V_SM_ V_XG_NTF_ Y V_NTF_ V_SM_ V_XG_NTF_ Y V_NTF_ VSS_S V_SM_ V_XG_NTF_ T V_NTF_ VSS_S V_SM_ V_XG_NTF_ T V_NTF_ VSS_S T +.VSUS V_SM_ V_XG_NTF_ V_NTF_ VSS_S L E V_SM_ V_XG_NTF_ U V_NTF_ VSS_S L E V_SM_ V_XG_NTF_ U V_NTF_ VSS_S E V_SM_ V_XG_NTF_ F U V_NTF_ F V_SM_ V_XG_NTF_ F U V_NTF_ F V_SM_ V_XG_NTF_ H U V_NTF_ G U V_SM_ V_XG_NTF_ H V_NTF_ G V_SM_ V_XG_NTF_ H V V_NTF_ G V *.u/v_ *.u/v_ V_SM_ V_XG_NTF_ H V_NTF_ H V_SM_ V_XG_NTF_ J V V_NTF_ H V_SM_ V_XG_NTF_ J V V_NTF_ H +.V V_SM_ V_XG_NTF_ J J V_SM_ V_XG_NTF_ K V_XM_ T J V_SM_ V_XG_NTF_ K +.V V_XM_ T J V_SM_ V_XG_NTF_ L V_XM_ K K V_SM_ V_XG_NTF_ L V_XM_ K K V_SM_ V_XG_NTF_ L V_XM_ K K V_SM_ V_XG_NTF_ L L V_XM_NTF_ V_XM_ J K V_SM_ V_XG_NTF_ L L V_XM_NTF_ V_XM_ J L V_SM_ V_XG_NTF_ L L V_XM_NTF_ U V_SM_ V_XG_NTF_ M M V_XM_NTF_ M +.V_V_XG_NTF V_XG_NTF_ M u/v_.u/.v_.u/v_.u/v_.u/v_ V_XM_NTF_ V_XG_NTF_ M M.u/.V_ V_XM_NTF_ V_XG_NTF_ M M V_XM_NTF_ V_XG_NTF_ M M V_XM_NTF_ R V_XG_ V_XG_NTF_ M M V_XM_NTF_ T V_XG_ V_XG_NTF_ P P V_XM_NTF_ W V_XG_ V_XG_NTF_ P P V_XM_NTF_ W V_XG_ V_XG_NTF_ P P V_XM_NTF_ Y V_XG_ V_XG_NTF_ P P V_XM_NTF_ V_XG_ V_XG_NTF_ P L V_XM_NTF_ V_XG_ V_XG_NTF_ P L V_XM_NTF_ V_XG_ V_XG_NTF_ P L V_XM_NTF_ V_XG_ V_XG_NTF_ P R V_XM_NTF_ V_XG_ V_XG_NTF_ R R V_XM_NTF_ V_XG_ V_XG_NTF_ R R V_XM_NTF_ V_XG_ V_XG_NTF_ R V_XG_ V_XG_NTF_ R V_XG_ V_XG_NTF_ R V_XG_ V_XG_NTF_ V RESTLINE_p V_XG_ V_XG_NTF_ V V_XG_ V_XG_NTF_ V V_XG_ V_XG_NTF_ Y V_XG_ V_XG_ V_XG_ VSM_LF V_XG_ V_SM_LF W VSM_LF V_XG_ V_SM_LF F VSM_LF V_XG_ V_SM_LF E F VSM_LF V_XG_ V_SM_LF VSM_LF V_XG_ V_SM_LF H VSM_LF V_XG_ V_SM_LF W H VSM_LF V_XG_ V_SM_LF T H V_XG_ H V_XG_ H.u/.V_ V_XG_ u/v_ V_XG_ J.u/V_ V_XG_ N V_XG_.u/V_.u/V_ Quanta omputer Inc..u/.V_ u/v_ PROJET : LS Santa Rosa Size ocument Number Rev GMH Power-( of ) RESTLINE_p ate: Tuesday, January, Sheet of V ORE V SM V GFX V GFX NTF V SM LF V NTF V XM NTF VSS NTF VSS S V XM
9 +.V +.V +V L IV@u/.V_ N(Power-) IV@uh_ L IV@uh_ + IV@u/.V_ + +.V IV@.u/V_ IV@.u/V_ u/v_ L L V.M_MPLL_R IV&EV is/enable setting +V +V_TV_ +V R R PYT-Y-N_ u/v_ R._ L PYT-Y-N_.u/V_ +V_VSYN IV@_ IV@.u/V_ IV@PYT-Y-N_ IV@u/V_ IV@.u/V_.u/V_ IV@_ IV@.u/V_ IV@n/V_ +V IV&EV is/enable setting IV@n/V_ R _.u/v_ R EV@_ R EV@_ R EV@_ IV@p_.u/V_ RT/TV isable/enable guideline all V_RT.V V_RT.V VQ_RT.V V TVO.V V TVO.V +V_V_RT_ +V_V G +.V_V_PLL +.V_V_PLL +.VM_V_HPLL +.VM_V_MPLL +.VSUS_V_TX_LVS +V_V_PEG_G +.V_V_PEG_PLL Enable J H L M K K U isable UH VSYN R EV@_ +.V R _ +.VM_V_SM W +.V_V_XF.u/V_ +.V_V_PLL V_SM_ V_XF_ V V_XF_ V_SM_ U POWER R EV@_ V_XF_ + V_SM_ U L uh_ +.VSUS +.V_V_PLL u/.v_ V_SM_ U +.V_V_MI *u/v_ V_SM_ V_MI J.u/V_ u/v_ u/v_ T R _ +V._SMK_R u/v_ V_SM_ T +.VSUS_V_SM_K.u/V_ V_SM_K_ K u/v_ V_SM_ T V_SM_ V_SM_K_ K T +.V R _ V_SM_K_ J V_SM_ T V_SM_ V_SM_K_ J R IV&EV is/enable setting V_SM_NTF_ R V_SM_NTF_ +V_TV_ +.VSUS IV&EV is/enable setting *u/v_ *u/v_ u/v_.u/v_ +.VSUS_V_TX_LVS IV@PYT-Y-N_ +.VM_V_SM_K V_TX_LVS L IV@uh_ V_SM_K_ R L V_SM_K_ +V_V_HV R V_HV_ + EV@_ V_TV V_HV_ IV@p_ IV@u/.V_ IV@.u/V_ IV@n/V_ EV@_ V_TV V_TV V_TV V_PEG_ V_TV V_PEG_ W R EV@_ V_TV V_PEG_ W +V_PEG V_PEG_ V +.V_V_RT V_PEG_ V R IV@_ M +.V_V_TV V_RT L V_TV L nh +.V +.V_V_Q V_RXR_MI_ H N IV@.u/V_ IV@n/V_ V_Q V_RXR_MI_ H +.V R _ +.VM_MH_V_HPLL N + V_HPLL u/v_ +.V_V_PEG_PLL VTTLF U u/.v_ V_PEG_PLL VTTLF F VTTLF H.u/V_ J V_LVS_ H V_LVS_.u/.V_.u/.V_.u/.V_ IV@u/V_ IV@u/V_ IV@.u/V_ IV@n/V_ +.V L PYT-Y-N_ RESTLINE_p all V TVO V_TVO VG_ VSSG_ V_SYN V_RT V_RT V G VSS G V_PLL V_PLL V_HPLL V_MPLL V_LVS VSS_LVS V_PEG_G VSS_PEG_G V_PEG_PLL RT PLL K SM PEG LVS TV TV/RT LVS Enable.V.V.V.V isable.v X XF SM K MI PEG VTT HV VTTLF VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ V_X_ V_X_ V_X_ V_X_ V_X_ V_X_ V_X_NTF U U U U U U U U U U T T T T T T T T T R R R T U U T T T R +.V +.V_X LVS isable/enable guideline External VG with EV@part,Internal VG with IV@ part If SVO isable If SVO enable If SVO enable Signal LVS isable LVS isable LVS enable V_LVS.V.V V_LVS.V VTX_LVS.V.u/V_ u/v_ EXTERNL.u/V_ R _ *u/v_ u/v_.u/v_ R _ u/v_ R _.u/v_ +.V INTERNL +.V +.V +.V R _.u/v_ +V.S_PEGPLL_F +.V R _ <FE> INT VG disable V_TV still +.V u/v_ +.V PZ. +.V_S R IV@/F_.u/V_ n/v_ +.VSUS R IV@_ +.V_V_LVS R IV@u/V_ IV@u/V_ EV@_ +V R _ R _ +V_V_HV R IV@.u/V_ IV@n/V_ IV@u/V_ EV@_.u/V_ +V_VSYN +.V R IV@_ VGFPLLOW IV@PZ. Quanta omputer Inc. PROJET : LS Santa Rosa Size ocument Number Rev GMH Power-( of ) Tuesday, January, ate: Sheet of
10 Size ocument Number Rev ate: Sheet of Quanta omputer Inc. PROJET : LS Santa Rosa GMH Power-( of ) Tuesday, January, Size ocument Number Rev ate: Sheet of Quanta omputer Inc. PROJET : LS Santa Rosa GMH Power-( of ) Tuesday, January, Size ocument Number Rev ate: Sheet of Quanta omputer Inc. PROJET : LS Santa Rosa GMH Power-( of ) Tuesday, January, N(Power-) VSS UJ RESTLINE_p VSS UJ RESTLINE_p VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ E VSS_ E VSS_ E VSS_ E VSS_ E VSS_ E VSS_ F VSS_ F VSS_ F VSS_ F VSS_ F VSS_ G VSS_ G VSS_ G VSS_ G VSS_ G VSS_ G VSS_ G VSS_ G VSS_ G VSS_ G VSS_ G VSS_ G VSS_ H VSS_ H VSS_ H VSS_ H VSS_ J VSS_ J VSS_ J VSS_ J VSS_ J VSS_ J VSS_ J VSS_ J VSS_ K VSS_ K VSS_ K VSS_ L VSS_ L VSS_ L VSS_ L VSS_ L VSS_ L VSS_ L VSS_ L VSS_ M VSS_ M VSS_ M VSS_ M VSS_ M VSS_ M VSS_ M VSS_ N VSS_ N VSS_ N VSS_ N VSS_ N VSS_ N VSS_ N VSS_ N VSS_ N VSS_ N VSS_ P VSS_ P VSS_ P VSS_ P VSS_ P VSS_ R VSS_ T VSS_ T VSS_ T VSS_ U VSS_ U VSS_ U VSS_ W VSS_ W VSS_ W VSS_ W VSS_ W VSS_ W VSS_ Y VSS_ Y VSS_ Y VSS_ V VSS_ V VSS_ Y VSS_ Y VSS_ Y VSS_ Y VSS_ Y VSS_ P VSS_ T VSS_ T VSS_ T VSS_ R VSS_ VSS_ VSS_ VSS_ F VSS_ F VSS_ T VSS_ V VSS_ H VSS UI RESTLINE_p VSS UI RESTLINE_p VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ E VSS_ E VSS_ E VSS_ F VSS_ F VSS_ F VSS_ F VSS_ G VSS_ G VSS_ G VSS_ G VSS_ G VSS_ H VSS_ H VSS_ H VSS_ H VSS_ H VSS_ J VSS_ J VSS_ J VSS_ J VSS_ J VSS_ J VSS_ J VSS_ J VSS_ J VSS_ K VSS_ K VSS_ K VSS_ K VSS_ K VSS_ K VSS_ L VSS_ M VSS_ M VSS_ M VSS_ M VSS_ M VSS_ M VSS_ N VSS_ N VSS_ N VSS_ N VSS_ N VSS_ N VSS_ P VSS_ P VSS_ P VSS_ R VSS_ R VSS_ R VSS_ R VSS_ R VSS_ R VSS_ T VSS_ T VSS_ T VSS_ T VSS_ W VSS_ W VSS_ W VSS_ W VSS_ W VSS_ W VSS_ Y VSS_ Y VSS_ Y VSS_ Y VSS_ Y VSS_ Y VSS_ Y VSS_ Y VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ E VSS_ E VSS_ E VSS_ E VSS_ E VSS_ E VSS_ E VSS_ F VSS_ F VSS_ F VSS_ G VSS_ G VSS_ G VSS_ G VSS_ G VSS_ G VSS_ G VSS_ G VSS_ H VSS_ H VSS_ H VSS_ H VSS_ H VSS_ J VSS_ J VSS_ J VSS_ J VSS_ J VSS_ J VSS_ K VSS_ K VSS_ K VSS_ K VSS_ U VSS_ U VSS_ U VSS_ U VSS_ U VSS_ U VSS_ U VSS_ V VSS_ V VSS_ W VSS_ W VSS_ K VSS_ K VSS_ K VSS_ L VSS_ L VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ K VSS_ K VSS_ L VSS_ L VSS_ L VSS_ L VSS_ VSS_ VSS_
11 Strap table ll strap are sampled with respect to the leading edge of the GMH Power OK(PWROK) Signal FG[:] Have internal Pull-up FG[:] Have internal Pull-down ny FG signal strapping option not list below should be left N Pin Pin Name Strap description onfiguration FG[:] FS Frequency Select = FS MHz = FS MHz FG[:] Reserved FG MI X Select = MI X = MI X(efault) FG Reserved FG PU Strap = Reserved = Mobile PU(efault) FG Low power PI Express = Normal mode = Low Power mode FG PI Express Graphics Lane Reversal = Reverse Lanes = Normal operation(efault) FG[:] Reserved FG[:] XOR/LLZ = Reserved = XOR Mode Enable = ll-z Mode Enabled = Normal operation(efault) FG[:] Reserved FG FS ynamic OT = ynamic OT disable = ynamic OT Enable(efault) FG[:] Reserved SVO_TRLT SVO Present = No SVO ard present(efault) = SVO ard Present FG MI Lane Reversal = Normal operation(efault) = Reverse Lanes FG SVO/PIe concurrent = Only SVO or PIE x is operation(efault) = SVO and PIE x are operating simultaneously via the PEG port MI X Select MI Lane Reversal XOR /LLz /lock Un-gating PI Express Graphics SVO Present MH_FG_ Low = MIX High = IMIX(efault) MH_FG_ Low = Normal operation(efault) High = Reverse Lane MH_FG_MH_FG_ onfiguration lock gating disable MH_FG_ Low = Reverse Lane High = Normal operation(efault) Strap define at External VI control page () MH_FG_ +V XOR Mode Enable () MH_FG_ R *.K_ R *.K_ LL-z Mode Enable Normal operation(efault) R *.K_ FS ynamic OT MH_FG_ () MH_FG_ Low = OT isable High = OT Enable(efault) () MH_FG_ SVO/PIE oncurrent operation MH_FG_ Low = Only SVO or PIE X is operational(efault) High = SVO andpie X are operating simultaneously via the PEG port +V () MH_FG_ () MH_FG_ R *.K_ () MH_FG_ R *.K_ R *.K_ R *.K_ Quanta omputer Inc. PROJET : LS Santa Rosa Size ocument Number Rev GMH Strap( of ) ate: Tuesday, January, Sheet of
12 R ual channel / PU RII HNNEL M [..] M [..] M [..] (,) M [..] (,) RII HNNEL +SMR_VTERM +SMR_VTERM.u/V_.u/V_.u/V_.u/V_.u/V_.u/V_.u/V_.u/V_.u/V_.u/V_.u/V_.u/V_.u/V_.u/V_.u/V_.u/V_.u/V_.u/V_.u/V_.u/V_.u/V_.u/V_.u/V_.u/V_.u/V_.u/V_ M M RP X +SMR_VTERM M M RP X M M RP X +SMR_VTERM (,) M_KE (,) M S# (,) M_KE (,) M RS# (,) M S# (,) M S# (,) M S# M M M M M M M M M M M M M M M RP RP RP RP RP RP RP RP RP RP RP X X X X X X X X X X X +SMR_VTERM (,) M_KE (,) M S# (,) M_S# (,) M_OT (,) M_OT (,) M S# (,) M S# (,) M WE# (,) M S# (,) M_S# (,) M WE# (,) M_S# (,) M_KE (,) M_OT (,) M RS# (,) M_OT (,) M_S# M M M M M RP RP RP RP RP RP RP RP RP RP RP X X X X X X X X X X X M M RP X (,) M (,) M R _ R _ +SMR_VTERM Quanta omputer Inc. PROJET : LS Santa Rosa Size ocument Number Rev R RES. RRY ate: Tuesday, January, Sheet of
13 R ual channel / ONN (,) M_KE (,) M S# (,) M S# (,) M WE# (,) M S# (,) M_S# (,) M_OT +V SMR_VREF_IMM M M[..] () M M[..] () SMR_VREF_IMM M Q[..] () M Q[..] () +.VSUS M QS[..] () M QS[..] () +.VSUS +.VSUS +.VSUS +.VSUS M QS#[..] () M QS#[..] () N M [..] (,) M [..] (,) N VREF VSS M Q VREF VSS M Q M Q VSS Q M Q M Q VSS Q M Q M Q Q Q + M Q Q VSS Q Q M M Q VSS M M M QS# VSS M *u/.v_.u/.v_.u/.v_.u/.v_ M QS# M QS QS# VSS.u/.V_.u/.V_ VSS M M Q M QS QS# VSS M Q QS Q M Q QS Q M Q M Q VSS Q +V M Q VSS Q M Q Q VSS M Q +.VSUS M Q Q VSS M Q Q Q M Q Q Q M Q M Q VSS Q M Q VSS Q M Q Q VSS M M M Q M M Q M Q VSS M QS# VSS VSS Q M.u/.V_ M QS# M QS QS# K.u/V_ VSS VSS M_LK_R () M_LK_R ().u/v_ M QS QS K#.u/V_.u/V_.u/V_ QS# K M_LK_R# () QS K# M_LK_R# () M Q VSS VSS M Q M Q VSS VSS M Q M Q Q Q M Q SMR_VREF_IMM M Q Q Q M Q Q Q Q Q VSS VSS VSS VSS M Q VSS VSS M Q M Q VSS VSS M Q M Q Q Q M Q M Q Q Q M Q Q Q.u/V_.u/.V_ Q Q M QS# VSS VSS PM_EXTTS# () M QS# VSS VSS PM_EXTTS# () M QS QS# N M M lose to IMM M QS QS# N M M QS M QS M M Q VSS VSS M Q M Q VSS VSS M Q M Q Q Q M Q M Q Q Q M Q Q Q Q Q M Q VSS VSS M Q M Q VSS VSS M Q M Q Q Q M Q M Q Q Q M Q Q Q +.VSUS Q Q M M VSS VSS M QS# M M VSS VSS M QS# M QS# M QS M QS# M QS N QS N QS M Q VSS VSS M Q M Q VSS VSS M Q M Q Q Q M Q + M Q M Q Q Q Q Q Q Q VSS VSS *u/.v_.u/.v_ (,) M_KE KE KE.u/.V_.u/.V_.u/.V_ VSS VSS.u/.V_ M_KE (,) KE KE M_KE (,) V V V V N N (,) M S# _ M (,) +V _ M (,) M V V M M V V M M M M M INTEL FE (/) M M +.VSUS M M M FOR UL LYERS RM M V V M M V V M M M.u/.V_.u/V_ M M M M SMR_VREF_IMM M M M V V.u/V_.u/V_ M S# (,) M /P.u/V_.u/V_ V V /P M S# (,) (,) M S# RS# M RS# (,) RS# M RS# (,) (,) M WE# WE# S# M_S# (,) WE# S# M_S# (,) V V.u/V_.u/.V_ V V (,) M S# S# OT M_OT (,) M S# OT M_OT (,) M (,) M_S# S# S# V V lose to IMM V V (,) M_OT OT N OT N M Q VSS VSS M Q M Q VSS VSS M Q M Q Q Q M Q M Q Q Q M Q Q Q Q Q M QS# VSS VSS M M M QS# VSS VSS M M M QS QS# M M QS QS# M QS VSS M Q QS VSS M Q M Q VSS Q M Q M Q VSS Q M Q M Q Q Q M Q Q Q Q VSS M Q Q VSS M Q M Q VSS Q M Q M Q VSS Q M Q M Q Q Q M Q Q Q Q VSS M QS# Q VSS M QS# M M VSS QS# M QS M M VSS QS# M QS M QS M QS M Q VSS VSS M Q M Q VSS VSS M Q M Q Q Q M Q M Q Q Q M Q Q Q Q Q M Q VSS VSS M Q M Q VSS VSS M Q M Q Q Q M Q M Q Q Q M Q Q Q GLK_SM Q Q VSS VSS GLK_SM () VSS VSS M_LK_R () M_LK_R () NTEST K GT_SM NTEST K M QS# VSS K# M_LK_R# () GT_SM () M_LK_R# () M QS# VSS K# M QS QS# VSS M M M QS QS# VSS M M QS M QS M M Q VSS VSS M Q M Q VSS VSS M Q M Q Q Q M Q M Q Q Q M Q Q Q Q Q M Q VSS VSS M Q M Q VSS VSS M Q M Q Q Q M Q M Q Q Q M Q Q Q Q Q M M VSS VSS M QS# M M VSS VSS M QS# M QS# M QS M QS# M QS M Q VSS QS M Q VSS QS M Q Q VSS M Q M Q Q VSS M Q Q Q M Q SMR_VREF_IMM Q Q M Q GT_SM VSS Q GT_SM VSS Q GLK_SM S VSS GLK_SM +V SL S R K_ S VSS R K_ +V R K_ V(SP) S R K_ SL S V(SP) S TYO_- +V R _ +SMR_VREF TYO_- SO-IMM SP ddress is x SO-IMM SP ddress is x SO-IMM TS ddress is x SO-IMM TS ddress is x R *K_ R *K_ +.VSUS P R SRM SO-IMM (P) Standard Type H:.mm LOK, LOK, KE, KE, P R SRM SO-IMM (P) Standard Type H: mm Quanta omputer Inc. PROJET : LS Santa Rosa Size ocument Number Rev R SO-IMM(P) ate: Tuesday, January, Sheet of
14 RT VRT +VPU VRT_ HH- HH- VRT R K_ u/v_ <check list> elay ~ms / REV_ hange footprint p_ R K_ +VPU N S_-L R R.K/F_ R K_ ST isable R M_ MOS Setting G lear MOS Short Keep MOS Open VRT_ / REV_ hange R footprint K/F_ VRT_ R () Z_SIN Z_SIN H_SIN P[:] () / REV_ hange value P V +V T H_SIN P Z_SOUT U / REV_ hange value E P R H_SOUT V P +V +V T *K_ E P H_OK_EN#/GPIO V T G P T T H_OK_RST#/GPIO P ST_LE# P () ST_LE# F STLE# T R R P ST_RXN_ T R *K_ p/v_ P () ST_RXN F ST_RXN_ ST_RXP_ STRXN R K_.K_ p/v_ P () ST_RXP F ST_TXN_ STRXP T p/v_ P RIN# () ST_TXN H ST_TXP_ STTXN V R *K_ p/v_ P GTE () ST_TXP H ST_RXP_ STTXP V P p/v_ ST_RXN_ U P () ST_RXN G p/v_ ST_RXP_ STRXN V P () ST_RXP G p/v_ ST_TXN_ STRXP U () ST_TXN J P[:] () p/v_ ST_TXP_ STTXN P () ST_TXP J STTXP P *p_ ST_RXN_ F P / REV_ Swap ST channel.onnect to : ST[:]RXp/n, STRIS, STRIS#, ST_LKP, STLKN.N: ST[:]TXp/n, STLE#.VccSTPLL should be connected directly to Vcc_,Filter cap are not required.ios disable G *SHORT_P K/F_ VRT_ Q MMT u/v_ T T T T.KHZ R Y M_ U p_ LK_KX G LK_KX RTX F RTX RTRST# F RTRST# SM_INTRUER# INTRUER# IH_INTVRMEN F LN_SLP INTVRMEN LN_SLP GLN_LK LN_RSTSYN LN_RX LN_RX LN_RX LN_TX E LN_TX LN_TX H GLN_OK#/GPIO +.V_PIE R./F_ GLN_OMP_S GLN_OMPI GLN_OMPO Z_LK J Z_SYN H_IT_LK J H_SYN Z_RST# E H_RST# () Z_SIN J H_SIN H T Z_SIN H_SIN H *p_ *p_ *p_ () LK_PIE_ST# () LK_PIE_ST R ST_RXP_ ST_TXN_ ST_TXP_./F_ ST_IS STRXN F STRXP E STTXN E STTXP ST_LKN ST_LKP G STRIS# G STRIS IHM REV. IH LN / GLN RT IE PU LP ST FWH/L E FWH/L F FWH/L G FWH/L F FWH/LFRME# LRQ# G LRQ#/GPIO E GTE F M# G PRSTP# F PSLP# E FERR# PUPWRG/GPIO G IGNNE# F INIT# E INTR RIN# H NMI SMI# G STPLK# THRMTRIP# E TP S# Y S# Y IOR# W IOW# W K# Y IEIRQ Y IORY Y REQ W LRQ# GTE RIN# H_THERMTRIP_R IH_TP L (,) L (,) L (,) L (,) LFRME# (,) T LRQ# () GTE () H_M# () T IH_PRSTP# (,,) H_PSLP# () H_PWRG () H_IGNNE# () H_INIT# () H_INTR () +.V_V_PU_IO RIN# () H_NMI () H_SMI# () R H_STPLK# ()._ R /F_ R *_ PS# () PS# () PIOR# () PIOW# () PK# () IRQ () PIORY () PREQ () +.V_V_PU_IO R._ H_FERR# () PM_THRMTRIP# (,) S Strap IH-M Internal VR Enable strap (Internal VR for Vccsus_,VccSus_ and VccL_) IH-M LN_SLP Strap (Internal VR for VccLN_ and VccL.) XOR hain Entrance Strap IH_RSV H_SOUT escription H IT_LK_UIO Z_SOUT R _ R _ Z_SOUT_UIO () Z_SOUT_HMI () INTVRMEN Low = Internal VR disable High = Internal VR enable(efault) LN_SLP Low = Internal VR disable High = Internal VR enable(efault) RSV R *_ Z_SYN R _ Z_SYN_UIO () Enter XOR hain Normal opration(efault) Set PIE port config bit *p/v_ Z_LK R _ R _ Z_SYN_HMI () IT_LK_UIO () VRT VRT +V IT_LK_HMI R _ IT_LK_HMI () R K_ IH_INTVRMEN R *_ R K_ LN_SLP R *_ R *K_ Z_SOUT R *K_ IH_TP () R *_ *p/v_ Z_RST# R _ R _ Z_RST#_UIO () Z_RST#_HMI () Quanta omputer Inc. PROJET : LS Santa Rosa Size ocument Number Rev IHM HOST( of ) ate: Tuesday, January, Sheet of
15 To WLN To LN To MINI- S-PIE/US/MI () PIE_RXN H PERN MIRXN MI_RXN () To New ard () PIE_RXP H +.V_PIE SPI(efault) MI_RXP ().u/v_ PIE_TXN_ PERP MIRXP () PIE_TXN G MI_TXN ().u/v_ PIE_TXP_ PETN MITXN () PIE_TXP G PETP MITXP MI_TXP () PI () PIE_RXN F R PERN MI_LKN LK_PIE_IH# () To MINI- T () PIE_RXP F LK_PIE_IH ().u/v_ PIE_TXN_ PERP MI_LKP T () PIE_TXN E./F_ LP.u/V_ PIE_TXP_ PETN () PIE_TXP E PETP MI_ZOMP Y MI_IROMP_R MI_IROMP Y T PERN/GLN_RXN SPI_S# PERP/GLN_RXP USPN G R *K_ T USP- () T PETN/GLN_TXN USPP G USP+ () To US OR GNT# R *K_ T PETP/GLN_TXP USPN H USP- () USPP H USP+ () To US OR T SPI_LK USPN H USP- () T SPI_S# SPI_S# USPP H USP+ () To amera T E SPI_S# USPN J USP- () USPP J USP+ () To WLN T SPI_MOSI USPN K USP- () T F SPI_MISO USPP K USP+ () To Finger Printer USPN K USP- () J USP+ () To luetooth R _ USO#_ O# USPP K (,) USO# G USP- () USO# O#/GPIO USPN US L G USP+ () USO# O#/GPIO USPP L To New ard E USP- () USO# O#/GPIO USPN M F USP+ () USO# O#/GPIO USPP M To est G USP- () USO# O#/GPIO USPN M USP+ () To Felica R _ USO#_ O#/GPIO USPP M +V (,) USO# J USP- () USO# O#/GPIO USPN N O# USPP N USP+ () To M/ US RP H O# USRIS# F US_RIS_PN USRIS F REQ# INT# IHM REV. INTH# INT# R +V SERR#./F_.KX / REV_ Modify +V_S RP S-PI USO# USO# USO# USO# U USO# () [..] REQ# USO# REQ# () +V_S REQ# E GNT# GNT# () PI GNT# REQ# / REV_ Modify REQ#/GPIO E.KX GNT# T GNT#/GPIO REQ# USO# R.K_ +V_S REQ#/GPIO GNT# GNT#/GPIO F T REQ# USO# +V_S REQ#/GPIO R.K_ GNT# GNT#/GPIO T +V E# () RP /E# E# () /E# E E REQ# E# () /E# F EVSEL# REQ# E# () /E# E G FRME# TRY# IRY# STOP# INTG# IRY# () IRY# PR () +V PR PIRST# () PIRST# G EVSEL#.KX +V EVSEL# () EVSEL# PERR# RP PERR# LOK# PLOK# SERR# LOK# SERR# SERR# F STOP# R _ IRY# INTE# STOP# () GFXRST# () STOP# TRY# PERR# INT# TRY# () TRY# F FRME# INTF# REQ# FRME# () FRME# E +V INT# E PLT_RST-R# PLTRST#_N () PLTRST# G R _ E PLK_IH.KX PLK_IH () PILK PI_PME# () PME# G E +V_S.u/V_ Interrupt I/F / REV_ dd INT# INTE# () INT# F INT# PIRQ# PIRQE#/GPIO F INTF# T INT# PIRQ# PIRQF#/GPIO G INTG#.u/V_ T INT# PIRQ# PIRQG#/GPIO F INTH# U PIRQ# PIRQH#/GPIO R *_ T RT_SENSE# (,) () PIE_RXN () PIE_RXP () PIE_TXN () PIE_TXP () PIE_RXN () PIE_RXP () PIE_TXN () PIE_TXP () PIE_RXN () PIE_RXP () PIE_TXN () PIE_TXP.u/V_.u/V_.u/V_.u/V_.u/V_.u/V_ PIE_TXN_ PIE_TXP_ PIE_TXN_ PIE_TXP_ PIE_TXN_ PIE_TXP_ PI ROUTING TLE REQ# / GNT# U P PERN P PERP N PETN N PETP M PERN M PERP L PETN L PETP K PERN K PERP J PETN J PETP IHM REV. ISEL PI-Express irect Media Interface SPI INTERUPT INT# MIRXN V MIRXP V MITXN U MITXP U MIRXN Y MIRXP Y MITXN W MITXP W MIRXN MIRXP MITXN MITXP EVIE OZ MI_RXN () MI_RXP () MI_TXN () MI_TXP () MI_RXN () MI_RXP () MI_TXN () MI_TXP () MI_RXN () MI_RXP () MI_TXN () MI_TXP () PLT_RST-R# R TSHFU K_ PLTRST# (,,,,,,,) SWP Override strap PI_GNT# GNT# PI_GNT# R Low = swap override enabled High = efault IH oot IOS select SPI_S# *K_ oot IOS Location Quanta omputer Inc. PROJET : LS Santa Rosa Size ocument Number Rev IHM PIE( of )/ IOS ate: Tuesday, January, Sheet of
16 S-GPIO () PM_STPPI# () PM_STPPU# +V R *K_ () MH_IH_SYN# (,,,) SLK (,,,) ST () L_RST# () SYS_RST# () PM_MUSY# (,) LKRUN# (,,) PIE_WKE# (,) SERIRQ () THERM_LERT# / REV_ el () Port_# () S_GPIO () SI# / REV_ dd FM_ET net +V R *K_ T T () S_GPIO () FM_INT () RST_H# () SPKR R _ () IH_TP SLK ST L_RST# SMLINK SMLINK RI# LP_P# SYS_RST# SM_LERT# LKRUN# PIE_WKE# SERIRQ THERM_LERT# VR_PWRG_LKEN IH_TP SI# FM_ET OR_I OR_I LOW_ET OR_I GPIO RST_H# IH_GPIO IH_GPIO SPKR KSMI#_IH U J SMLK SMT G LINKLERT# SMLINK E SMLINK F F SUS_STT#/LPP# SYS_RESET# G G MUSY#/GPIO SMLERT#/GPIO E STP_PI#/GPIO G STP_PU#/GPIO H LKRUN#/GPIO E WKE# F SERIRQ THRM# J J RI# VRMPWRG TP J TH/GPIO J TH/GPIO H TH/GPIO E GPIO GPIO G TH/GPIO H GPIO E GPIO G SLOK/GPIO H QRT_STTE/GPIO QRT_STTE/GPIO G STLKREQ#/GPIO F SLO/GPIO J STOUT/GPIO STOUT/GPIO J SPKR MH_IH_SYN#_R J MH_SYN# TP IHM REV. SM SYS GPIO ST GPIO locks Power MGT MIS GPIO ontroller Link STGP/GPIO STGP/GPIO STGP/GPIO STGP/GPIO LK LK SUSLK SLP_S# SLP_S# SLP_S# S_STTE#/GPIO PWROK PRSLPVR/GPIO TLOW# PWRTN# LN_RST# RSMRST# K_PWRG LPWROK SLP_M# L_LK L_LK L_T L_T L_VREF L_VREF L_RST# MEM_LE/GPIO ME_E_LERT/GPIO E_ME_LERT/GPIO WOL_EN/GPIO J OR_I J OR_I F GPIO G GPIO G G M_IH LKUS_ G SLP_S# F SLP_S# SLP_S# H E J E H G E E J F E F F H J J J F G IH_PWROK PM_PRSLPVR_R PM_TLOW#_R NSWON# PM_LN_ENLE_R RSMRST#_R EPWROK L_VREF_S L_VREF_S IH_GPIO HPT IH_GPIO HPINT R _ R _ R _ R T T PM_PRSLPVR *_ PLTRST# R _ T M_IH () LKUS_ () T SUS# () SUS# () PM_PRSLPVR (,) NSWON# () PLTRST# (,,,,,,,) K_PWRG () EPWROK () MPWROK () L_LK () L_LK () L_T () L_T () L_RST# () T T LKUS_ M_IH R R *_ *_ *.p_ *p_ PM_LN_ENLE_R R *K_ R K_ +V_S +V R R.K/F_.K/F_.u/V_.u/V_ R R /F_ /F_ +V () VR_PWRG_K# No Reboot strap.u/v_ U +V_S VR_PWRG_LKEN.u/V_ NSZ ELY_VR_PWRGOO U (,,) ELY_VR_PWRGOO IH_PWROK R *_ EPWROK R K_ R K_ RSMRST#_R RSMRST# () TSHFU Q MMT R K_ R.K_ +V_S SPKR Low = efault High = No Reboot +V +V_S L W/O LE panel,or_i always keep low V SPKR GPIO THERM_LERT# SERIRQ LKRUN# MH_IH_SYN#_R R R R R R R *K_ K_.K_ K_.K_ *K_ SMLINK SMLINK SYS_RST# NSWON# IH_GPIO R R R R Internal Pull up R K_ K_ K_ K_ *K_ / REV_ dd +V R lways mount +V R K_ R *K_ +V +V +V +V LOW_ET OR_I OR_I OR_I OR_I OR_I LOW_ET () R K_ R *K_ R *K_ R K_ R.K_ V L_RST# KSMI#_IH SI# R R R K_ K_ K_ HPT RI# R R *K_ K_ R *K_ High : Main Strem Low : Low ost R K_ R *K_ R K_ R K_ R *K_ SLK R.K_ IH_GPIO RST_H# GPIO GPIO PM_PRSLPVR IH_PWROK IH_GPIO HPINT IH_GPIO R R R R R R R R R K_ K_.K_.K_ K_ K_ K_ *K_ K_ ST R SM_LERT# R PIE_WKE# R PM_TLOW#_R R.K_ K_ K_.K_ / REV_ dd FM_ET function / REV_ hange power +V_S R lways mount R K_ FM_ET R *_ FM_ET () High : W/O FM Low : W/ FM oard I NEW R R US LE Panel FL Panel W/ G-SENSOR W/O G-SENSOR W/ S-VIEO W/O S-VIEO W/ HMI W/O HMI W/ FM W/O FM I L H I H L I H L I H L I H L I H L Quanta omputer Inc. PROJET : LS Santa Rosa Size ocument Number Rev IHM GPIO( of ) ate: Tuesday, January, Sheet of
17 +V_S +V VRT +.V u/.v_.u/v_.u/v_ UF +V +.V_S R _ PZ. V_[] VRT VPORT_ PZ. UE V_[] +V_S +VREF_S VREF[] V_[] VSS[] VSS[] K R R T VREF[] V_[] VSS[] VSS[] L _ /F_ / REV_ dd +VREF_SUS_S V_[] VSS[] VSS[] L G VREF_SUS V_[] E.u/V_ u/v_ VSS[] VSS[] L.u/V_ u/v_ V_[] F VSS[] VSS[] L V [] V_[] G +.V VSS[] VSS[] L V [] V_[] L VSS[] VSS[] L V [] V_[] L VSS[] VSS[] L V [] V_[] L VMIPLL_IH VSS[] VSS[] M +.V_PIE V [] V_[] L L R _ VSS[] VSS[] M V [] V_[] L VSS[] VSS[] M V [] V_[] L PYT-Y-N_ VSS[] VSS[] M V [] V_[] M VSS[] VSS[] M +.V L E V [] V_[] M VSS[] VSS[] M FMJHS-T_ E.u_ V [] V_[] P u/v_ VSS[] VSS[] M E VSS[] VSS[] M V [] V_[] P + F V [] V_[] T +.V VSS[] VSS[] M F VSS[] VSS[] M u/v_ u/v_ V [] V_[] T.u/.V_ VPORT_ G V [] V_[] U VSS[] VSS[] N u/.v_ H V [] V_[] U E +.V_MI +.V VSS[] VSS[] N H R _ V [] V_[] V E VSS[] VSS[] N J V [] V_[] V E VSS[] VSS[] N J E +.V V [] V_[] V VSS[] VSS[] N K R _ / REV_ dd V [] V_[] V VSS[] VSS[] N K V [] V_[] V E VSS[] VSS[] N L V [] V_[] V u/v_ E VSS[] VSS[] N R L E R +.V_ST +.V_PLL_RR +.V_PLL V [] VSS[] VSS[] N L E _ V [] VMIPLL R VSS[] VSS[] N M.u/V_.u/V_.u/V_ F VSS[] VSS[] N _ L V [] M V [] V_MI[] E F +.V_V_PU_IO VSS[] VSS[] N uh_ N F u/v_ V [] V_MI[] E +V VSS[] VSS[] N VMN u/v_ N V [] F VSS[] VSS[] N N V [] V_PU_IO[] F VSS[] VSS[] P P V [] V_PU_IO[] G VSS[] VSS[] P P V [] G +V._MI_IH VSS[] VSS[] P R V [] V_[] F R _ H VSS[] VSS[] P R V [] H +V._ST_IH VSS[] VSS[] P R R _ V [] V_[] H VSS[] VSS[] P R V [] H +V.S_VPORE_IH VSS[] VSS[] P T V [] V_[] H VSS[] VSS[] P T V [] V_[] F VSS[] VSS[] P T V [] V_[] E H VSS[] VSS[] R T V [] V_[] F H VSS[] VSS[] R T.u/V_.u/V_ H +V.S_IE_IH VSS[] VSS[] R V [] U V [] V_[] H VSS[] VSS[] R U V_[] U H VSS[] VSS[] R u/v_ V [] V V_[] V V [] H VSS[] VSS[] R V V [] V_[] W J VSS[] VSS[] R V V_[] W.u/V_ R _ V [] VSS[] VSS[] R W V [] V_[] W VSS[] VSS[] R Y V_[] Y R _ V [] VSS[] VSS[] R +V.S_PI_IH VSS[] VSS[] T J R _ VSTPLL V_[] VSS[] VSS[] T V_[] VSS[] VSS[] T E V [] V_[] VSS[] VSS[] T F V [] V_[] VSS[] VSS[] T G V [] V_[] VSS[] VSS[] T u/v_ H V [] V_[] VSS[] VSS[] T J V [] V_[].u/V_ VSS[] VSS[] U.u/V_ V_[].u/V_ VSS[] VSS[] U V [] V_[] E VSS[] VSS[] U V [] V_[] E VSS[] VSS[] U V [] V_[] F VSS[] VSS[] U V [] +V_.V_H_IO_IH VSS[] VSS[] U R _ V [] VH +V E VSS[] VSS[] U E +VSUSH VSS[] VSS[] U VSUSH R _ V [] +V_S E VSS[] VSS[] U V [] E TP_VSUS IH_ VSS[] VSS[] U VSUS_[] J F TP_VSUS IH_ VSS[] VSS[] U V [] VSUS_[] F.u/V_ E VSS[] VSS[] V.u/V_ F +.V_US TP_VSUS IH_ VSS[] VSS[] V R _ V [] VSUS_[] F VSS[] VSS[] V G F TP_VSUS IH_ +V_S VSS[] VSS[] V V [] G V [] VSUS_[] J G VSS[] VSS[] W H E +V._IH R _ VSS[] VSS[] W.u/V_ V [] VSUS_[] VPORT_ G VSS[] VSS[] W V [] G VSS[] VSS[] Y V [] VSUS_[] G VSS[] VSS[] Y VSUS_[] G VSS[] VSS[] Y / REV_ dd VUSPLL VSUS_[] G VSS[] VSS[].u/V_ VSUS_[] G n/v_ G VSS[] VSS[] F V [] VSUS_[] H G VSS[] VSS[] L H V [] VSS[] VSS[] L V [] VSUS_[] P H VSS[] VSS[] M H.u/V_ V [] VSUS_[] P VSS[] VSS[] U M V [] VSUS_[] H +V._US_IH VSS[] VSS[] W R _ VPORT_ H +.V_ST VSUS_[] N VSS[] W V [] VSUS_[] P J VSS[] VSS_NTF[] J TP_VLN IH_ VSUS_[] P VSS[] VSS_NTF[] F J TP_VLN IH_ VLN_[] VSUS_[] P VSS[] VSS_NTF[] G VLN_[] VSUS_[] P / REV_ dd J TP_VLN IH_ VSS[] VSS_NTF[] J +V +V_VLN VSUS_[] P.u/V_.u/V_ TP_VLN IH_.u/V_ VSS[] VSS_NTF[] H R _ F VLN_[] VSUS_[] R J VSS[] VSS_NTF[] H G K TP_VSUS IH_ VSS[] VSS_NTF[] J VLN_[] VSUS_[] R K +.V_VGLNPLL VSUS_[] R.u/V_ TP_VSUS IH_.u/V_ VSS[] VSS_NTF[] J K VSS[] VSS_NTF[] J.u/V_ VGLNPLL VSUS_[] R K TP_VL IH TP_VSUS IH_ VSS[] VSS_NTF[] J VGLN_[] VL_ G T K TP_VSUS IH_ VSS[] VSS_NTF[] VGLN_[] T VL INT_IH TP_VL IH VSS_NTF[] L VGLN_[] VL_ T +.V R _ IHM REV. PYT-Y-N_ VGLN_[] +V.M_IH VGLN_[] VL_[] F VL_[] G u/v_.u/v_ u/v_.u/.v_ VGLN_ IHM REV. ORE VGP RX TX VP_ORE IE PI VPSUS US ORE VPUS GLN POWER +.V_PIE.u/V_ +V R _ +V_GLN R _ +V Quanta omputer Inc. PROJET : LS Santa Rosa Size ocument Number Rev IHM Power( of ) ate: Tuesday, January, Sheet of
18 + RT PORT () EV_RT_R () EV_RT_G () EV_RT_ () EV_RT_HSYN R R R R EV@_ EV@_ EV@_ EV@_ RT_R RT_G RT_ HSYN RT_R RT_G RT_ R /F_ SSM +V R p_ /F_ p_.u/v_ F V_RT FUSEV_POLY--V MIL L LMSN_ RT_R L LMSN_ RT_G L LMSN_ RT_ R /F_ p_ p_ p_ p_ N RT_SU-FRSXX-P-V *MTW RT_SENSE# (,) () EV_RT_VSYN R EV@_ VSYN () EV_RT_LK R EV@_ LK () EV_RT_T R EV@_ T () INT_RT_RE () INT_RT_GRN () INT_RT_LU () INT_HSYN () INT_VSYN () INT_RT_LK R R R R R R IV@_ IV@_ IV@_ IV@_ IV@_ IV@_ +V +V U V_RT V_SYN SYN_OUT SYN_OUT.u/V_ V_ YP SYN_IN V_VIEO SYN_IN RT_R RT_G VIEO IN RT_ VIEO IN VIEO OUT _OUT VSYN R _ HSYN R _ VSYN HSYN LK T RTLK RTT VSYN_RT L LMSN RTVSYN HSYN_RT L RTHSYN LMSN V_RT p_ p_ R R.K_.K_ +V () INT_RT_T +VPU R R K_ IV@_ +V +V M H=.mm LK T R R.K_.K_ +V p_ p_ R K_ LI# / REV_ hange Value.u/V_.u/V_ MR PT- ISPON ().u/v_ +V M@_ HLL SENSOR MER MOULE R Q *M@O _POWER *M@u/V_ *M@p_ *M@.u/V_ +V R *M@.K_ Q *M@TEU _POWERON () RN RN RN RN RN RN RN RN IV@X IV@X IV@X IV@X EV@X EV@X EV@X EV@X INT_TXLLKOUT+ () INT_TXLLKOUT- () INT_TXLOUT- () INT_TXLOUT+ () INT_TXLOUT+ () INT_TXLOUT- () INT_TXLOUT- () INT_TXLOUT+ () EV_LVS_LLK () EV_LVS_LLK# () EV_LVS_LTX# () EV_LVS_LTX () EV_LVS_LTX () EV_LVS_LTX# () EV_LVS_LTX# () EV_LVS_LTX () TXUOUT- TXUOUT+ TXULKOUT- TXULKOUT+ TXLOUT- TXLOUT+ TXLOUT- TXLOUT+ / REV_ dd to control MM LE INT_MI +V _PR_S MI_T ISPON S +V USP+_ RP MI_ LI# () USP+ () USP-_ USP- () R mil N +V *LWHNSQL K_ Q VPORT_ / REV_ el O p_ ISPON LONG LV p_ L R +VPU L L PNEL MOULE / REV_ dd _ / REV_ Mount, for EMI K_ LV R mil mil L# / REV_ el,r.u_ / REV_ dd pin to INV K_ Q / REV_ dd Q,Q,R R N N.u/V_ u/.v_ INV LV _ Q L_EIT R IV@_ N LISHG L_EILK INT_LVS_LON () +V Q _POWER LVS_VJ Q R EV@_ PTTT MI_ EV_LVS_LON () N MI_T USP+_ R R EV@_ LON# ISPON USP-_ () EV_LVS_L_RGHT K_ R IV@_ Q TXLLKOUT+ TXULKOUT+ () INT_LVS_IGON N TXLLKOUT- TXULKOUT- R _ R INV TXLOUT+ TXUOUT+ K_ TXLOUT- TXUOUT- + TXLOUT+ TXUOUT+ p_ TXLOUT- u/v_ TXUOUT- E_FPK# () TXLOUT+ TXUOUT+ Q TXLOUT- TXUOUT- TEU ES_-XX_LVS TXUOUT+ TXUOUT- TXLLKOUT+ TXLLKOUT- TXLOUT+ TXLOUT- TXUOUT+ TXUOUT- () INT_LVS_PWM () ONTRST RN RN RN RN RN RN RN RN R R _ IV@*_ *.u/v_ IV@X IV@X IV@X IV@X EV@X EV@X EV@X EV@X LVS_VJ INT_TXULKOUT- () INT_TXULKOUT+ () INT_TXUOUT+ () INT_TXUOUT- () INT_TXUOUT- () INT_TXUOUT+ () INT_TXUOUT+ () INT_TXUOUT- () EV_LVS_ULK# () EV_LVS_ULK () EV_LVS_UTX () EV_LVS_UTX# () EV_LVS_UTX# () EV_LVS_UTX () EV_LVS_UTX () EV_LVS_UTX# () () () () () / REV_ hange P/N / Modify Pin efine EV_LVS_LK INT_LVS_EILK EV_LVS_T INT_LVS_EIT R R R R EV@_ IV@_ +V +V.K_ L_EIT p_ / REV_ hange, to p / REV_ dd, for EMI Quanta omputer Inc. PROJET : LS Santa Rosa Size ocument Number Rev L/RT/LI/MER EV@_ IV@_ R.K_ L_EILK p_ R Tuesday, January, ate: Sheet of
TE1 Block Diagram. Intel. Merom (35W) FSB(667/800MHZ) Page 18 CRT. PCI-E 16X Lan. Crestline GM 533/ 667 MHZ DDR II. Page 5,7,8,9,10,11.
P STK UP TE lock iagram LYER : TOP LYER : S LYER : IN LYER : V LYER : IN LYER : IN LYER : S LYER : OT V_ORE HMI Page LE PNEL Page HMI RT Page 0 Transmitter Sil Page L PNEL Page LE river I Page zalia SVO
More informationQuanta Computer Inc. REV 3A PROJECT : ZO1 COVER SHEET 1 OF 1 PROJECT LEADER: JIM HSU DOCUMENT NO: 204 DATE :2007/04/14 MB ASSY'S P/N : 31Z01MB00XX
MOEL: Z0 Motheroard REV: HNGE LIST: FIRST RELESE PGE0.. R,, MOIFY to EP P/N:SF PGE0.. STUFF HOLE P/N:FZ00000,. STUFF HOLE,, P/N:FE000,. STUFF HOLE P/N:FZ00000 PGE0.. STUFF HOLE, P/N:FZ00000,. STUFF HOLE
More informationVER : 3A. Thermal Sensor & Fan P37 LVDS. E-switch PI2PCIE412-DZHE LVDS MXM III-NB8E (GT/SE/GLM) VRAM 256M VRAM 512M P18 HDMI HDMI P19 P17 SPDIF_MXM
Module Y Mini PI (for ebug) P H / O (ST) P P X'TL.MHz LOK GENERTOR YLFXT RII SO-IMM RII SO-IMM P H (ST) P H / O (PT) P P in ard Reader ontroller R P,P in ard Reader connector P ST ST PT PI us MX(Maddog.)
More informationZ06 SYSTEM BLOCK DIAGRAM
OM MRK IV@: INT VG EV@: STUFF FOR EXT VG SP@: STUFF FOR UM or VG X'TL.MHz LOK GENERTOR IS: SELGO: SLGSPTTR RII SO-IMM 0 SO-IMM P Z0 SYSTEM LOK IGRM P ual hannel R /00 MHz Penryn ufpg N antiga P, P FS /00/0
More informationP STK UP LYER : TOP LYER : SGN LYER : IN PU ORE ISL Li / lock iagram PU Penryn PU THERML SENSOR.MHz 0 LYER : IN LYER : V LYER : OT P (upg)/w LK_PU_LK,LK_PU_LK# LK_MH_LK,LK_MH_LK# REFLK,REFLK# REFSSLK,REFSSLK#
More informationPenryn 479 ufcpga. NB Cantiga
OM MRK IV@: INT VG EV@: STUFF FOR EXT VG SP@: STUFF FOR UM or VG X'TL.MHz LOK GENERTOR IS: SELGO: SLGSPTTR RII SO-IMM SO-IMM P P ual hannel R / MHz Penryn ufpg N antiga FS / MHz P, P, P, P, P, P, P P,
More informationMerom / Crestline / ICH8-M
VI ocking(rq) US (US) X LN 0/00/G MOEM udio/spdif JK RT/S-Video Parallel/Serial Port VI Port PS Port * attery harger VI / 0 hrontel PG US PORT X US0~ PG US~ PG Modularity PT O/H UX attery PG PG 0 SVO RII-SOIMM
More informationFP7 (CULV) BLOCK DIAGRAM
FP (ULV) LOK IGRM P STK UP 0 L HI TOP GN IN IN V OT PU SU00 eleron FS /00/0 P (G) 0W PGE,, PU THERML SENSOR PGE LK_PU_LK,LK_PU_LK# LK_MH_LK,LK_MH_LK# LK_PIE_VG,LK_PIE_VG#.MHz LOK GEN RTMN-0-V-GRT PGE RIII-on
More informationSapporo 1.0 BLOCK DIAGRAM
PU ORE.V/.V /.V/.VM VPU/VPU Sapporo. LOK IGRM P P P Merom Pins (Micro-FG) P,P PU Thermal Sensor MX P.MHz lock Generator K P.V/SMR_VTERM/SMR_VREFP TT HRGER MX/ ISHRGE VM_LN_SW/V_S/V_K/VSUS/V P V/VSUS P
More informationZC1 SYSTEM BLOCK DIAGRAM. Yonah/Merom 479 ufcpga
TVOUT TFT L Panel." WSXG+ X'TL M VI RT luetooth US US P P P P P amera Module(.M) P in ardreader (SMS ) P US US Port x US0~ P VI TVout LVS VG Media-ay O/nd H/nd attery P X'TL.MHZ lock Generator H IS0GLF
More informationPenryn / Cantiga / ICH9-M
PU THERML SENSOR.V PG RII-SOIMM RII-SOIMM 0.V_R_VTT.V_SUS.V V_R_MH_REF PG, Web am on L US V luetooth US V_SUS US PORT X US0~, V_SUS Fingerprint US O(fixed) V Internal H V.V PG PG PG PG PG PG HP SPI FLSH
More informationVM9M Block Diagram Intel UMA
hexainf@hotmail.com GRTIS - FOR FREE lock iagram Intel UM VER : F POWER /TT ONNETOR PG TT HRGER RUN POWER SW +.V_SUS/+V_SUS +V/+.V/+.V PG PG Penryn ( Micro-FPG) PG, 00/0 MHz antiga FN & THERML EM--IZL-TR
More informationCPU Intel Penryn (Socket P) 3,4. FSB 800/1067 MHz. Cantiga GM LVDS. Panel CRT VGA. x4 DMI. 34 x 34mm 1329 FCBGA HDMI 10~15 DMI X4.
NOTE " UM lock iagram 00/0/ PU Intel Penryn (Socket P), FS 00/0 MHz Thermal Sensor G0 FN 0 0 LOK GEN. ISLPRSGLFT RII SOIMM, RII antiga GM x MI LVS VG Panel RT RII SOIMM, RII x mm FG HMI LEVEL SHIFTER PERIOM
More informationZH2 Block Diagram. Yonah/Merom INTEL Mobile_479 CPU. Page : 3,4. HOST BUS 533/667 MHz SDVO CALISTOGA-GM 1466 FCBGA TVOUT RGB. Page : 6 ~ 11 DMI I/F
LOK GEN IS0G V /.V / 0V Page :.V / 0.V /.V Page :.V /.0V Page : Page : Page : Page : PU ORE TTERY HRGER HOST MHz/MHz PI-E 00MHz VG MHz US MHz PI MHz REF MHz VPU V_PU V_S V_S VSUS VSUS V V 0V.VSUS.V 0.VSUS
More informationFM6B Hepburn Intel UMA
FM Hepburn Intel UM VER : POWER /TT ONNETOR PG R-SOIMM PG, R-SOIMM PG, SYSTEM RESET IRUIT TT HRGER RUN POWER SW +.V_SUS/+V_SUS +V/+.V/+.V MHZ R II MHZ R II ST-O PG PG PG PG ST Merom or Penryn ( Micro-FPG)
More informationCPU Thermal Sensor GMT781-1 EXT.CLOCK GEN ICS954226AG-T. 533 MHZ Memory Dual channel DDR II CHANNEL A DDR II CHANNEL B 1X PCI-E<PORT1> 2.
NRL lok IGRM PU YONH/MERON eleron u-fpg PIN PU Thermal Sensor GMT- EXT.LOK GEN ISG-T attery In / & harge FS RT x -SU -Pin L " Square XG RT Hx LVS MHZ N LISTOG GML R II HNNEL R II HNNEL MHZ MHZ Memory ual
More informationIntel PENRYN ufcpga SB ICH9M
V_RE P/ lock iagram +.V +.V +.V +.VSUS +.V +VPU +V_S +VSUS +V +VPU +V_S +V +SMR_VTERM +SMR_VREF INT MI Page RT Page L PNEL Page ST - H Page ST - Page est Page ST ST ST RT LVS Intel PENRYN ufpg N NTIG MI(x/x)
More informationMerom. Page 3,4 HOST. 667/800MHz NORTH BRIDGE INTEL. Crestline. Page 5 ~ 10. DMI Interface SOUTH BRIDGE INTEL ICH8-M.
MS- VER :.0 0 : LOK IRM 0 : PLTFORM 0 : Merom- (HOST US) 0 : Merom- (POWER/N) 0 : RESTLINE- (HOST US) 0 : RESTLINE- (MI/V) 0 : RESTLINE- (R) LVS 0 : RESTLINE- (POWER-) Page 0 : RESTLINE- (POWER-) 0 : RESTLINE-
More informationT76S: MEROM/965-PM/ICH8-M/NB8M-SE BLOCK DIAGRAM
TS: MEROM/-PM/IH-M/NM-SE LOK IRM LOK EN. ISLPRLF-T R VRM*(X) Merom PE ufp FN Thermal sensor F PE PE,, PE FS 00 MHz LVS nvii NM-SE PE RT PE POWER RESTLINE PM PIE * PE ~ R-II SO-IMM R MHz VORE PE 0 SYSTEM
More informationFAN & THERMAL SMSC1423 PG 39 CLOCK SLG8SP513V (QFN-64) PG 17 LVDS. DP Port VGA. USB2.0 x 3. PCIEx1. PCIEx1 USB2.0. PCIEx2 USB2.0. PCIEx1 USB2.
ELL *FM M/ P_N FM Hanks Intel UM VER : PW: WJ PW: M PW: WJ POWER /TT ONNETOR PG R-SOIMM PG, R-SOIMM PG, SYSTEM RESET IRUIT TT HRGER RUN POWER SW +.V_SUS/+V_SUS +V/+.V/+.V / MHZ R II / MHZ R II ST-O PG
More informationA8E/A8S Merom/GM965/PM965 BLOCK DIAGRAM CPU ... MEROM. 3,4 HOST BUS CRESTLINE GM965/PM965 11~15 X4 DMI PCI EXPRESS X1 3 3 SYSTEM
E/S Merom/GM/PM LOK IGRM E Sub block iagram / OM option VI ual H. HOST US RT & TV ON LVS & INV ON VORE R SRM /MHz SYSTEM.VS &.0VS R & VTT +VO & +.VS HRGER PI ETET PROTET LO SWITH FLOWHRT VG ON US x /T
More informationZG5 NB Block Diagram
VTERM(+0.V) VTT(+.0V) +.VSUS +.V +.VSUS +.V +.V VPU +.V +.VSUS L_.V L_V +V RT P." panel P LVS ZG N lock iagram iamondville VORE:+. ~ +0. VP:+.0V V:+.V or +.V FS GMS P, HOST P R P LVS, MI, R LK P POWER
More informationFM6 Hepburn Intel Discrete GFX
FM Hepburn Intel iscrete GFX VER : POWER /TT ONNETOR PG R-SOIMM PG, R-SOIMM PG, SYSTEM RESET IRUIT TT HRGER RUN POWER SW +.V_SUS/+V_SUS +V/+.V/+.V MHZ R II MHZ R II ST-O PG PG PG PG ST Merom or Penryn
More informationPOWER VGA DC/DC CPU VR PG 51 PG V_ALW/+5V_ALW/+15V_ALW DC/DC. nvidia G86/G72M PCI EXPRESS GFX. PCIEx16 PG 18,19,20,21,22. USB2.
JM M/ P JM-ISRETE PW FP, PW UW, SHEM PM. (M) VER : POWER /TT ONNETOR PG R-SOIMM PG, R-SOIMM PG, Internal Media ay -ROM PG S/PIF for ock PG US. SMRT R OZRLN PG S/PIF for MINI IN PG UIO/MP PG, TT SELETOR
More informationGM3(B) Pacino Intel Discrete & UMA Block Diagram
GM() Pacino Intel iscrete & UM lock iagram Screw Hole PG POWR /TT ONNTOR PG R-SOIMM PG, R-SOIMM PG, UIO/MP ST/H blank Page SYSTM RST IRUIT TT HRGR RUN POWR SW +.V_SUS/+V_SUS +V/+.V/+.V PG udio udio SPK
More informationZYA SYSTEM BLOCK DIAGRAM
ZY SYSTEM LOK IGRM GPU ORE PWR ISL P HRGER ISL P GPU IO PWR ISL P /V SYS PWR P RT X'TL.MHz LOK GENERTOR SELGO: SLGSPV P LK: MHz PEG_LK: MHz PLL_REF_SSLK: MHz intel Fan river (PWM Type) P
More informationMODEL REV CHANGE LIST ZL9. Preliminary Release
E MOEL REV HNGE LIST ZL Preliminary Release Page : dd.pf for Signal quanlity Page : dd R0 0om for UM. Page : seprate STLE# for IE interrupt. Page :add R 0ohm for M-T. Page : enlarge H,H to mm for VG sink
More informationSHELBY-INTEGRATED CLOCKS ICS PG 17. sdvo SI1362 PG 18 USB2.0 (P5,P6) USB2.0 (P3,P4) USB2.0 (P7) 1394 CONN PG 25 USB2.
IMVP- PU VR PG RUN POWER SW PG UIO ST00 PG, / +V_SR +VSUS PG /TT ONNETOR TT SELETOR TT HRGER POWER / R-SOIMM PG, R-SOIMM PG, ST - H PG Internal Media ay -ROM PG S/PIF to OK PG udio Jacks PG RJ to OK PG
More informationDC/DC +3V_SRC +5VSUS PG 34 LVDS TVOUT USB2.0 (P3) USB2.0 (P2) USB2.0 (P0~P1,P4) USB2.0 (P0~P7) LAN RTL8100S PG 25 CARDBUS PC7411 PG 21,22,23
E-UM ESIGN VER : RUN POWER SW PG /TT ONNETOR TT HRGER PG PG othan ( Micro-FPG) PG, / V_SR VSUS PG PU VR PG LOKS PG R-SOIMM PG, R-SOIMM PG, MHZ R I FS MHZ lviso GM/GML PG PG,,,0, LVS TVOUT VG Panel onnector
More informationothan RJ lock iagram PIN (micro F-PG) P,,, w, w inch XG, SXG+ / MHz VI M/M LVS L P LVS lviso GM/PM RII / UNUFFERE RII SOIMM P Hyper memory P,, R/G/ RT PIE Lanes P R/G/ PIN (micro FG) P,,, RII / UNUFFERE
More informationMODEL REV CHANGE LIST 1 2A 2A 2A 1A 1A 2A 2A 1A 1A 2A 2A 1A 1A 1A 1A 1A 1A 1A CT3/5 MB BOARD. Page CT3/5 MB 31CT3MB CT3MB0031
MOEL REV HNGE LIST Model Page T/ M OR FROM TO T/ M TM00 TM00 PGE --- Enable LKM from clokc generator for the PLL circuit of, and disable the ocsillator circuit of PI PLL. PGE --- Remove H/W shutdown circuit
More informationR&D Division. Board name : Mother Board Schematic Project : Z11D (Santa Rosa) Version : 0.4 Initial Date : March 02, Inventec Corporation
Inventec orporation R& ivision oard name : Mother oard chematic Project : Z (anta Rosa) Version : 0. Initial ate : March 0, 00 Inventec orporation F, No., ection, Zhongyang outh Road eitou istrict, Taipei
More informationDC/DC NVDD/+1.2V +3V/+5V +1.05V/+1.8VSUS/+1.8V/+0.9V +1.5V/+2.5V. HOST BUS 533/667 MHz. Page 12,13,14,15 INT_LVDS INT_TVOUT INT_VGA +2.
INT@:UM XT@:iscrete V@:M VRM V@:M VRM G@:LN 0 G@:LN G@:LN 0 0.V 0.VSUS.VSUS R-SOIMM Page 0, R-SOIMM Page 0, Parallel-H Page L (odec) & MP Page 0 Multi-ay Head phone Page Internal-MI Page LIN-IN Page Page
More informationCentrino DOTHAN CELEROM-M. Page : 3, 4 PCIE. HOST BUS 533MHz HOST BUS 400MHz ALVISO 1257 BGA LVDS RGB TVOUT. Page : 5 ~ 8 DMI I/F PCIE ICH6-M 609 BGA
V /.V / V Page :.V /.V Page :.V /.V /.V Page : PU ORE Page :.V Page : TTERY HRGER Page : TTERY SELET Page : VPU V_LWYS V V V_S VSUS VSUS.VSUS.V.V MVREF_M SMR_VTERM.V_S.V GP_V (.V).VT VTT V_ORE VG_ORE.V_VG
More informationQUANTA COMPUTER INC.
QUNT OMPUTER IN. PGE ontent PGE ontent 0 0 0 T PGE OVER T LOK IGRM NW/PS (HOST US) NW/PS (POWER/N) MH (Host bus) MH (GP bus & HU I/F) GMH (PWR & GN) GMH R- & R- IH-M(PU,PI,IE) IH-M (US,HU,LP) IH-M(POWER&GN)
More informationJ1B B1 B3 B5 B7 B9 B11 B13 B15 B17 B19 B21 B23 B25 B27 B29 B31 B33 B35 B37 B39 B41 B43 B45 B47 B49 B51 B53 B55 B57 VCC VCC USB_DET
GP0 GP0 GP0 P0 GP0 GP GP GP GP GP GP GP P GP0 GP GP GP GP GP GP GP GP0 GP GP GP GP GP GP GP GP0 GP GP GP GP GP GP GP GP0 GP GP GP GP GP GP GP GP00 UINO ONE PIN EFINE GP0 GP GP GP GP GP GP GP GP0 GP GP
More informationModel Name: 8I945GMF. Revision 1.0
Model Name: IGMF SHEET TITLE Revision.0 SHEET TITLE 0 0 0 0 0 0 0 0 0 0 0 OVER SHEET LOK IGRM OM & P MOIFY HISTORY P_LG_ P_LG_ P_LG_ P_LG_,E,F,G GMH-LKEPORT_HOST GMH-LKEPORT_RII GMH-LKEPORT_PI E, MI GMH-LKEPORT_INT
More informationZR1 Block Diagram PCIE. Yonah / Merom. INTEL Mobile_479 CPU. Page : 3,4. HOST BUS 667/533MHz. Calistoga 945GM / 945PM / 940GML 1466 BGA TVOUT RGB
LOK GEN IS0 Page : V /.V / 0V Page :.V / 0.V / VP Page : NVV /.V Page : PU ORE /.V Page : TTERY HRGER Page : HOST 00/MHz PI-E 00MHz VG MHz US MHz PI MHz REF MHz VPU V S SUS VSUS V V V_S 0.VSUS 0.V VP NVV.V.V
More informationPCB NO. DM205A SOM-128-EX VER:0.6
V. M0 M M M M M M M MQM0 MQS0N MQS0P M M M0 M M M M M MQM MQSN MQSP U RM R0 Q00 M0 U Q0 M T Q0 M R Q0 M U Q0 M U Q0 M T Q0 M T Q0 M T M0 M U QS0N M U QS0P M0 M W0 Q0 M W Q0 M V0 Q0 M U0 Q M W Q W Q 0 V
More informationCPU NORTH BRIDGE SOUTH BRIDGE
0_lock iagram 0_System Setting 0_Power Sequence 0_lock Gen_ISLPR 0_iamondville_US 0_iamondville_PWR 0_N-GMS(HOST) 0_N-GMS(MI) 0_N-GMS(GRPHI) 0_N-GMS(R) _N-GMS(PWR) _N-GMS(PWR) _N-GMS() _S-IHM(PWR) _S-IHM()
More informationAuburndale / Arrandale
LL Intel alpella Platform with iscrete GFX POWER /TT ONNETOR PG R - SOIMM0 R - SOIMM PG PG TT HRGER RUN POWER SW VSUS, VSUS, V_S, V_S +V, +V PG ischarge PG PG 0 ual hannel R 00/0.V uburndale / rrandale
More informationIntel ECX Form Factor POC Board Based on Intel 915GM Chipset
Intel EX Form Factor PO oard ased on Intel GM hipset TITLE OVER SHEET LOK IGRM PU K- LOK SYNTHESIZER INTEL GM GMH R SO-IMM INTEL FM IH-M IH IE,F,US,FP LVS,ST,FWH,PS/ LN(INTEL QM/ER) SUPER I/O(WHF),F,IO
More informationKL9A Intel Huron River Platform with AMD Discrete GFX
KL Intel Huron River Platform with M iscrete GFX MHz RIII-SOIMM H. RIII-SOIMM H. PG PG ual hannel R /.V R SYSTEM MEMORY PG,,, Sandyridge. rpg FI FIX MI MIX PI-E Graphics Interfaces PI-Express
More informationUW3 Block Diagram. XDP Page 31. Page 3~5. Port x3 WWAN. Page 20 Page 16. Page 6~10. SIM Card. Page 20 AUDIO CODEC IDT 92HD79BX
P STK UP L LYER : TOP LYER : SGN LYER : IN LYER : IN LYER : V LYER : OT SYSTEM POWER +VPU/+VPU(RT) R SMR_VTERM +.VSMVREF/+.VSUS(RT) PGE PU ORE RT GFX ORE(RT) PGE +.V(RT) PGE +.V(RT) PGE VP.V(RT) PGE PGE
More informationSS8 BLOCK DIAGRAM CPU PCH DIS. Codec Board. Nvidia N12P-GE (128bit) 29mm X 29mm BGA 973. Sandy Bridge 35W 31mm X 24mm BGA 1023 SV
IS SS LOK IGRM PGE RIII-SOIMM0 H=.mm H=.mm PGE RIII-SOIMM PGE PGE RIII MT/s RIII MT/s ST 00M /S FI LINK.GT /s PU Sandy ridge W mm X mm G 0 SV PGE ~ MI LINK GT /s PIEx Nvidia NP-GE (bit) mm X mm G R x Mxx
More informationSW9 (14") BLOCK DIAGRAM
P STK UP L is. & UM SW (") LOK IGRM 0 LYER : TOP LYER : SGN LYER : IN LYER : IN LYER : V LYER : OT RIII-SOIMM PGE RIII-SOIMM PGE RIII 00/0 MT/s MT/s F only RIII 00/0 MT/s MT/s F only PU rrandale nm processor
More informationNvidia N12P-GE N12P-GV1 N12P-GV. PCI-Express. Graphics Interfaces PG 15,16,17,18,19,20,21 INT_HDMI INT_CRT INT_LVDS
KL Intel Huron River Platform with iscrete GFX 0 FN / THERML EM0- RIII-SOIMM PG RIII-SOIMM PG Speaker PG udio Jack (External MI) PG Head-Phone Jack PG ual hannel R /00.V ST - H USeST PG ST - -ROM UIO OE
More informationR12 INTEL UMA/DISCRETE SYSTEM DIAGRAM
R INTEL UM/ISRETE SYSTEM IGRM +V/+V PG. +.VTT/+.V PG. PU ore PG. VGore/+.V PG. +.VSUS harger PG. PG. ischarger PG. UM VGORE LN ard reader RTS-GR / PG. PG. LN LN RTSEH / K SOIMM Max. G PG. SOIMM Max. G
More informationHeaders for all pins sorted by pin no. (unpopulated) TSX-1001 Cortex-M0. Oscillator 44MHz
V V Way type onnector US Type onnector x.v.v Regulators Headers for all pins sorted by pin no. (unpopulated) Prototyping area with power and GNs (unpopulated) RS Transceiver US to Serial onverter Expansion
More informationBIOSTAR GROUP VER:6.7. uatx. 775 CPU, FSB1066, PCI-Ex16, PCI-Ex1,DDR-II* 2, 10/100 LAN,PCI*2
TITL over She_ lock iagram General Spec. hange Lise omponent Size Processor North ridge South ridge lock Synthesizer) Sdram imms PI-x Slot Pci Slot PI-x Slot I onnectors TX Power & ypass P OM, PS, US,
More informationPCI-E. Capilano. PCI-Express. Graphics Interfaces PG 16,17,18,19,20,21,22 INT_HDMI INT_CRT INT_LVDS USB2.0. Port 5,6,7 Port 1 Port 3,4 USB2.
KL Intel Huron River Platform with iscrete GFX FN / THERML EM- RIII-SOIMM RIII-SOIMM Speaker udio Jack (External MI) PG PG Head-Phone Jack SPIF PG PG ual hannel R /.V ST - H USeST PG ST - -ROM UIO OE L
More informationEUCLID SPB. Model Name: 8I945GME. Revision 1.0 REAR AUDIO JACK DISCRETE POWER VCORE PWM_ISL6556 ATX, OTHERS POWER RTL8110S/RTL8100C FRONT PANEL
SHEET 0 0 0 0 0 0 0 0 0 0 0 Model Name: IGME TITLE Revision.0 SHEET TITLE OVER SHEET LOK IGRM OM & P MOIFY HISTORY 0 P_LG_ P_LG_ P_LG_ P_LG_,E,F,G GMH-LKEPORT_HOST GMH-LKEPORT_RII GMH-LKEPORT_PI E, MI
More informationSY3. BlOCK DIAGRAM. Intel. TigerPoint. Intel PineView-M VGA LCD. USB CNN x2. Bluetooth WWAN. Camera
SY lok IGRM LOK GEN SLGSPVTR 0 PU Thermal Sensor Intel PineView-M R/G/ VG attery In / & harge MHZ RII SO-IMM Micro-G LVS L Max. G US NN x luetooth SIM Socket WWN US.0 Intel MI x TigerPoint PI-E PI-E ST
More informationRSC CHIP VDD P05 P03 P01 P04 VDD GND PWM0 AVDD VDD AVDD P0-2 P0-5 P0-1 P0-6 P0-4 P0.3 GND P00. Y1 3.58MHz P00 P01 AGND P01 P00 P02 P02 P07 P0-0 P0-7
Place as close to pins of U as possible. RS HIP 0-00 RS-x emo/evaluation oard: RS-000 Thursday, ecember, 00 Size ocument Number Rev ate: Sheet of P XI P0 P0 P0 P0 P00 PN P0 P0 P0 P0 P0 P0 P0 P0 P XO -XM
More informationGenerated by Foxit PDF Creator Foxit Software For evaluation only.
I_ST I_SLK K_% R K_% R L_0 L_ L_ L_ KEY TON_STHL /F NN_ NN_ P M VS OUTL P OUTR VR MIIN VREF V HOSI LOSI R X pf LOSO.KHZ M_% pf HOSO X pf MHz HOSI 0 pf POWER Generated by Foxit PF reator Foxit Software
More informationCD-DET TP5_CS- LCDPWR RFPWR CHPD5 GP05 GP25 RST5 L13 D12 D11 D10 LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS- LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS-
SPST SW L 0uH.uF TP HEER NO STUFF TP 0 HEER NO STUFF TP TP pf Y.uF.uF 0 HEER NO STUFF 0 HEER NO STUFF MHz, 0ppm pf.uf (OUT) (IN) R 0K /W % 0uF OUT OUT OUT OUT KLT L 0 L_MISO L_MOSI L_SK S_S- L_S- L_- L_
More informationINTEL Arrandale. ATI Madison. INTEL PCH Ibex Peak-m +3V/+5V +1.05V/+1.8V PG.36. SODIMM1 Max. 4GB HDMI. CPU Core PG.39 VGA Core/+1.
+V/+V PG. +.V/+.V PG. PU ore PG. VG ore/+.v PG. +.V/+.V PG. +.VTT PG. UM VGORE harger PG. UM IS SYSTEM IGRM SOIMM Max. G PG. SOIMM Max. G PG. M ROM PG. R hannel R hannel INTEL rrandale.mm X.mm pin PG TP
More informationHF SuperPacker Pro 100W Amp Version 3
HF SuperPacker Pro 00W mp Version Revised 0 0 V Stamps KOOR This is the third generation HF SuperPacker Pro 00W Version home construction project offered by HF Projects. This is a group construction project
More informationAS1117M3 or LM1117MPX-ADJ ADJ. C20 0.1uF + C56. + C57 10uF. 10 uf R K 1% R18 GND 10.0K 1%
K POWER SW JP EXTERNL POWER FUSE 0. uf VT 0 uf R SM or LMMPX-J VIN VOUT U 0.0K % J R.K % 0uF REG_V 0 0.uF REG_V J PV PV_US_TGT V_M0X POWER_SELET R0 0Ohm V to V ENTER POSITIVE.
More informationSVT-2 REV : 3C
/ ( VRM & VR0 ) MX0 P / ( VRM ) MXETG P / ( VRM & V0R ) MX & F P / ( VM & VM ) MX0ETU PU ORE ( VPUORE ) ISL HRGER MXETI TSURUMI KVT P P P0 ( V & V & VR & VR ) P R II SOIMM0 R II SOIMM VR R_VREF V0R P,0
More informationHOSCO HOSCI AS M AS M C1 18P C2 18P C1 18P C2 18P GND VCC3 GPIOK7 R82 R82 10K A20 10K. #OffHook. FmHook #TRANSLED. VxBP 0.1U 0.
0 #E0 GPIOK #MWR #MR #FWE HOSI KEYI0 GPIO0 HOSO V V VREFI KEYI GPIO GPIO_ V KEYO GPIO #E OUTR MIIN VMI GPIO_0 #LON V #HOL 0 0 #E KEYO GPIO 0 KEYO0 GPIO GPIO_ GPIO_0 #MR #MWR V V V V TSEL #E #E0 V HOSI
More informationAS1117M3 or LM1117MPX-ADJ REG_VDD ADJ. C20 0.1uF U6. + C57 10uF R K 1% GND 3.92K 1%
K POWER SW JP EXTERNL POWER FUSE 0. uf VT + 0 uf SM or LMMPX-J REG_V VIN VOUT + 0uF 0 0.uF U R 0.0K % J R.K % REG_V J PV PV_US_TGT V_M0X POWER_SELET R0 0Ohm V to V ENTER POSITIVE.
More informationNV11,4Mx16 DDR, RGB, INTERNAL DVI-I, AGP.
. NV.V 00PF 00PF 00PF 0.UF 0.UF 0.UF 0.UF 0UF 0UF 0 0.UF 0.UF.V TO- -pin package Semtech Z, Unisem US0 00 NV O- RG-PWR-IN.V@ /- 0mV 0UF 00PF 00PF 0 00PF 0UF 00PF 0UF 0 0.UF 0 00PF 0.UF 0 O0 U POWR SNS
More informationUM9 UMA SYSTEM DIAGRAM
+V/+V +.V PG. PG. PU ore PG. +.0_PH PG. +.V/+0.V PG. +.0VTT PG. UM VGORE harger PG. PG. LN LNE theros/r 0/00 board P K PG. PG. PG. R hannel PORT FI UM UM SYSTEM IGRM SOIMM Max. G SOIMM Max. G K TP M ROM
More informationD28 D28 1N4001 1N4001 R301 R375 R k. 10k R82 R82. 47k. 47k USB_IN. 20k. 20k R87 R87 +3V. C uF. C uF GND +1V8. C uF.
POWER_KEY POWER_OFF US_IN WKEUP H_ET HG_STTUS PLYKEY +VRT VT VUS +VRT LI_.V LI_.V VUS VT VTT VTT VTT +V +V +V +V VTT V +V T uf uf R k R k uf uf R k R k VIN VOUT U XPM U XPM Vbat ON ON ON ON KW ON/OFF KW
More informationSCHEM,MBP 15" MLB 12/07/2007. Date TABLE_TABLEOFCONTENTS_HEAD TABLE_TABLEOFCONTENTS_ITEM TABLE_TABLEOFCONTENTS_ITEM. 50 Current Sensing
TLE_TLEONTENTS_HE TLE_TLEONTENTS_ITEM TLE_TLEONTENTS_ITEM TLE_TLEONTENTS_ITEM TLE_TLEONTENTS_ITEM TLE_TLEONTENTS_ITEM TLE_TLEONTENTS_ITEM TLE_TLEONTENTS_ITEM TLE_TLEONTENTS_ITEM TLE_TLEONTENTS_ITEM TLE_TLEONTENTS_ITEM
More informationACER_BAP31 MAIN BOARD INVENTEC ACER_JM31 CODE EE DATE POWER DATE DRAWER DESIGN CHECK RESPONSIBLE TITLE
ER_P MIN OR 00.. Tuesday, March 0, 00 TE HNE NO. X0 REV EE TE POWER TE RWER EIN HEK REPONILE IZE= VER: FILE NME: XXXX-XXXXXX-XX P/N XXXXXXXXXXXX INVENTE ER_JM OE IZE O.NUMER REV --00-L X0 X0 HEET . chematic
More informationcore Tiny6410.sch DM9000 DM9000-etc.sch AC97 AC97-etc.sch USB HUB USB-HUB.sch Tiny6410SDK 1103
core Tiny0.sch M000 M000-etc.sch -etc.sch US HU US-HU.sch Tiny0SK 0 M_ VV V V V V V V V V V VN VSYN VLK VUS OTGI OTGM OTGP IN0 S_LK S_n S_T0 S_T OUT0 INT INT INT RST ( 红色 ) Tiny0 Tiny0 P Power Supply S
More informationKEIm Baseboard. PAGE DESCRIPTION 1 Block Diagram, History 2 SoM Connector. 3 LCD Connector. 4 Ethernet. 5 UART 6 Analog 7 Peripheral 8 Power
KEIm aseboard REV TE PGES ESRIPTION.0.0 Oct//0 ll INITIL REVISION RELESE..0 Feb//0 ll MP REVISION RELESE PGE ESRIPTION lock iagram, History SoM onnector L onnector Ethernet URT nalog Peripheral Power KONO
More informationZY5/ZY5D SYSTEM BLOCK DIAGRAM
PU ORE ISL PGE ZY/ZY SYSTEM LOK IGRM N ORE.V PGE N RUN.V PGE R II SMR_VTERM.VSUS(TPSREGR) PGE SYSTEM POWER ISL PGE INT or EV selector Resistor RII-SOIMM PGE RII-SOIMM PGE RII /00 MHz RII /00 MHz M Griffin
More informationREVISION HISTORY DESCRIPTION INITIAL SCHEMATIC AIY REMOVED ANALOG SWITCHES CHANGED FEEDBACK
REVISION HISTORY Notes - Unless otherwise noted. Resistances values in Ohms. apacitance values in micrarads (uf). ll 0.uF and 0.0uF capactors are decoupling and should be placed near the I they are shown
More informationH-LCD700 Service Manual
H-L00 Service Manual FULT ESIPTION: SOUN onfirm the volume isn t in silent mode before check. heck I0 () plug has audio output or not Speaker damaged heck I0 has supply V or not heck power heck I0 () plug
More informationL53II0 M/B and Daughter P/N LIST:
Model : LII0 P P/N:L00- P P/N:L00- Intel Merom PU + M + IH-M hipset LII0 M/ and aughter P/N LIT: LII0 M/ ffiliated FF/able P/N LIT: P0 INEX P0 YTEM LOK IRM P0 POWER IRM & EQUENE P0 PIO & POWER ONUMPTION
More informationProject Name :I36IAx Platform : Celeron GS40 + Park + ICH9M
Project Name :IIx Platform : eleron + 0 + Park + IHM PE..... PU... 0_FF. 0...... -IHM.... 0.......... 0....... POWER... 0. ONTENT INEX YTEM LOK IRM POWER IRM & EQUENE Power on equence iagram PU Penryn
More informationDiscovery Guide. Beautiful, mysterious woman pursued by gunmen. Sounds like a spy story...
Dv G W C T Gp, A T Af Hk T 39 Sp. M Mx Hk p j p v, f M P v...(!) Af Hk T 39 Sp, B,,, UNMISSABLE! T - f 4 p v 150 f-p f x v. Bf, k 4 p v 150. H k f f x? D,,,, v? W k, pf p f p? W f f f? W k k p? T p xp
More informationRevision History: SOM-DB5700 A > SOM-DB5700 A /09/30
Revision History: SOM- --> SOM- //. hange +VT net name to TT. USNV net change to USV. dd PIE clock net terminal resistors. U Pin net error modify. For / LN config R,R no stuff. R stuff. dd F function.
More information1 INDEX & POWER, RESET 2 RF, SERVO & MPEG - MT1389E 3 MEMORY - SDRAM, FLASH/EEPROM 4 VIDEO OUT 5 AUDIO DAC WMA8766
OMMON_H_V MT (LQFP) V emo oard for Sanyo Slim H PUH INX & PO, ST F, SVO & MPG - MT MMOY - SM, FLSH/POM VIO OUT UIO WM NM TYP VI igital V SUPPLY V igital.v MT FV Servo.V MT LO_V Laser iode.v F V PIKUP H
More informationCONTENTS: REVISION HISTORY: NOTES:
ONTENTS: PGE - ONTENTS PGE - POWER, XOS PGE - SI, SI, JTG PGE - S/eMM, US, HMI, GPIO, OMPOSITE PGE - SOIMM REVISION HISTORY: V.0 - /0/0 NOTES: These reduced schematics omit core SMPS and LPR circuitry
More informationRETICLE 2 NORTH SW2 DPDT SOUTH. LM339A TxD1 Out 11 U2D DEC PULSE 1 FOCUSER-2 3.0V 17 CCD EAST U2A AUX -6 FOCUSER-2 FOCUSER SW1 DPDT
J KYP PWR J TX0\ RTIL RX0\ U V V NORTH V- NORTH/SH LM J RS V MIS XMIT LX00 XMIT LX00 RV MIS RV U SH V LM RN V V 0K J U LN 0 RX0\ 0 V TTRY LM Tx Out TX0\ Rx In Tx Out RTIL 0 Rx In U 0 V LM 0 PULS FOUSR-
More informationQuickfilter Development Board, QF4A512 - DK
Quickfilter evelopment oard, QF - K nalog Inputs - U +.V +.V J N hannel J N hannel J N hannel J N hannel U +.V +.V U +.V U +.V Prototyping rea J J Optional +V External Power x Header 0." US onnector U
More informationA B C D REVISIONS +3V J39 PHY_INT TXD15 TXPAR PRST AC16 AC21 AD22 AF22 AE22 AF17 AC22 AE16 AE21 AD18 AE7 AD17 AE19 AE20 AF20 AC20 A16 B13 TXD14
A ISIONS ZONE LTR ESRIPTION ATE APPROVE A INITIAL RELEASE --_0:0 J 0 0 0,,,, AF JP PAR [:0] ON PIV 0 SO LAV EN LK PHYS M LK STAT_A M0 M R R R R R R R 0K J J AR AR[:0] AR AR AR AR0 AR AR[:0] AR AR AR AR0
More informationPS2_B_CLOCK PS2_B_DATA PS2_A_CLOCK PS2_A_DATA UART_C_RXD UART_B_RXD UART_A_RXD UART_C_TXD UART_B_TXD UART_A_CTS UART_A_TXD UART_A_RTS GPIO[0:31]
V. V. V. V. PI_RX URT LK URT TX PI_RX _TS_EXPHR _RX_EXPHR _RX_EXPHR Uarts URT TS URT RTS URT TX URT RX PS LOK PS T PS LOK PS T URT TX URT RX URT TX URT RX V. V. Ethernet ETH RX[0:] ETH RXV ETH RXER ETH
More informationZE lock iagram (Intel edar Trail-M Platform) 0 HMI ONN P I0 HMI.a I x edarview-m 00 / 0MHz (.W) & (.W) (nm) Micro-FG (xmm) R III,00/0 MT/s hannel LK Gen. SLGLVV P UNUFFERE RIII SOIMM R-/F LK/, H= P LVS/eP
More informationT53S Main BD. R1.2 Block Diagram
T Main. R. lock iagram LV PE Merom PU LV / ULV PE, F F 00/ MHz LOK EN. ILPRLF-T PE FN Thermal sensor PE 0 RT HMI PE PE M Nvidia NP- M PE 0,,,,,, PE udio L PE,, 0 F PI-E X zalia LP restline PM PE 0,,,,,
More informationLZ8 14'' Block Diagram -- Intel Chief River ULV
P STK UP L LYER : TOP LYER : SGN LZ '' lock iagram -- Intel hief River ULV 0 LYER : IN LYER : IN LYER : SV LYER : IN LYER : SGN LYER : OT R SO-IMM (ST) Page R SO-IMM (RVS) Page Intel hief River Ivy ridge
More informationMA1 SYSTEM BLOCK DIAGRAM. Intel Dothan/Yonah Processor. 478 ufcpga. VinaFix.com P3,4. FSB 533/400MHz. Alviso-GM GMCH PCI-EXPRESS 82875GM/GME
M (.V &.VSUS ) P M SYSTEM LOK IGRM 'TL.M S ( VP.V ) S ( VG_ORE ) M ( VPU & VPU) M ( PU_ORE ) TTERY HRGER TTERY SELET ISHRGE TO Port Replicator MI IN JK P H (PT OR ST) V YV H(PT & P ST)/-ROM/US F Line-in
More informationCLKOUT CLKOUT VCC CLKOUT RESOUT OSCOUT ALE TEST AD0 66 AD2 INT0 INT0 AD INT1 AD INT2/INTA0 AD5 AD7 AD7 INT AD8 AD8 AD10
I U N R 00K RSIN* RST S N.0u Y LK TP RP K L TP USY INT0 INT RISMINT P.0 P. P. P. P. P. P. RY OL RX0 TX0 T P.0 P. P. P. S* S* S* S* RROR* SLK U LKIN LKOUT LKOUT LKIN LKOUT OSOUT 0 OSOUT L L RSIN* L 0 0
More informationDR1 (Roberts) Schematics Document ufcpga Mobile Penryn Intel Cantiga-GM + ICH9M REV : A00
R () chematics ocument ufpg Mobile Penryn Intel antiga-gm + IHM 00-0-0 REV : 00 : Nopop omponent Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. over Page
More informationDM1 DC/DC CPU VR PG 43 PG 39 LVDS. Chrontel 7009 DVOB TV EN-CONDE PG 13 USB ATA 66/100 ATA 66/100 33MHZ, 3.3V PCI PHY PG 32 SWITCH PG 33 USB
M RUN POWER SW PG /TT ONNETOR TT SELETOR PG PG othan (Micro-FPG) PG, / PG PU VR PG Vtt & V_._MH.V,.V.V,.V PG 0 PG, LOKS PG RESET KT PG R-SOIMM PG 0 R-SOIMM PG 0 R-Termiation TT HRGER PG 00// MHZ R PS.V
More informationRealtek Semiconductor Corp. Title RTL8213(M)_FHG_V1.0
Fiber LE RJ M RYSTL EEPROM SRM & FLSH POWER PWRJK Jumper for GPIOs URT Realtek Semiconductor orp. RTL(M)_FHG_V.0 Size ocument Number Rev lock diagram.0 ate: Tuesday, November, 00 Sheet of ,, /ISGPIOSTP
More informationSputnik Block Diagram
P STK UP LYER : TOP LYER : SGN LYER : IN LYER : IN LYER : V LYER : IN LYER : SGN RUN POWER SW PG, RII-SOIMM PG RII-SOIMM PG /TT ONNETOR TT HRGER PG PG RII mhz RII mhz Turion Sempron W/W M Socket S P PG,,
More informationREV MODEL CHANGE LIST FIRST RELEASE
MOEL NT M/ REV FIRST RELESE HNGE LIST PGE: hange OREVTT power good circuit for ORE V Sequence. PGE,: dd PU PROHOT IRUT (Throttle) at battery only. PGE: ecause system.v will change to.v for support.v VRM
More informationPCIextend 174 User s Manual
PIextend 7 User s Manual Preliminary M6- February Sycard Technology 8-F Miraloma Way Sunnyvale, 98 (8) 79- (8) 79- FX PIextend 7 User s Manual Page. Introduction Sycard Technology's PIextend 7 PI extender
More informationLO_TX LO_TX MIXER_OUT MIXER_OUT VCC5V VCC5V VCC3V3 VCC3V3 VCC5V_TX VCC5V_TX VCC5V VCC5V VCC12V_TX VCC12V_TX VCC3V3 VCC3V3 AGND
R White R Red _TX_Q_P J 0-0 0 _TX_I_P _TX_I_N _TX_Q_P _TX_Q_N L _TX_I_P _TX_I_N.R -d ttenuator.r.r 00pF_0V JP SM _TX_Q_P _TX_Q_N _TX_Q_P _TX_Q_N GN VV VV VV_TX VV VV VV_TX Modulator L L PowerSupply J POWER
More informationRevisions. 2 Notes. 4 FXLC95000CL / MCU Circuit 5 Power and Battery Charger Circuit. KITFXLC95000EVM Drawn by:
Table of ontents Notes lock iagram FXL000L / MU ircuit Power and attery harger ircuit Rev escription Revisions Original Release Remove signal line U- pin and add additional signal line between J-pin0 and
More informationPTN3356 Evaluation and Applicaiton Board Rev. 0.10
E PTN Evaluation and pplicaiton oard Rev. 0.0 REVISION STORY : ------------------------------------- 0. June 0, 0 - ase on PTN_ONLY_REV.SN 0. July, 0 - OM changes due to long lead time items, LEs 0. July,
More informationISA INTERFACE & POWER SELECTION Size Document Number Rev Custom. XR82C684 EVAL BOARD 1.2 Date: Monday, August 13, 2007 DO NOT INSTALL CON_AT62B
IS_IRQ V._0._0._0 O NOT IS_IRQ R K_0._0.0_0 J J.0_0 0 RV_RESET V RV_RESET V TP J IS TEST._0 TP V X [0..] [0..] GN GN -I/O H K RESRV V 0 IRQ V -V REQ -V U 0WS 0 0 V 0 -IO_HRY._0 GN -I/O H RY 0 -SMEMW EN
More informationService Information. Service. Service. Service FW-V220. Product Service Group CE Audio A02-160
Service Service Service W-V0 0-0 Product Service Group udio Service Information lready published Service Informations: ORRTION TO SRVI MNUL elow are corrections to the circuit diagram parts list: OMI OR
More informationPA1A BLOCK DIAGRAM NWD/PRESCOTT / SPRINGDALE
P LOK IGRM NW/PRSOTT / SPRINGL /TT ONNTOR TT HRGR PG PG NW/PRSOTT Pins (Micro-FPG) PU Thermal Sensor PG locking K PG PU OR ISL PG, / MX PG PG R-SOIMM R-SOIMM Primary Master I - H PG HNNL R SRM.V, MHz.
More informationCarrier Board Design Guide
arrier oard esign Guide for OM Express Modules (OM.0 R.0) 0.0-000-00 opyright opyright 0-0 VI Technologies Incorporated. ll rights reserved. No part of this document may be reproduced, transmitted, transcribed,
More information