Sputnik Block Diagram

Size: px
Start display at page:

Download "Sputnik Block Diagram"

Transcription

1 P STK UP LYER : TOP LYER : SGN LYER : IN LYER : IN LYER : V LYER : IN LYER : SGN RUN POWER SW PG, RII-SOIMM PG RII-SOIMM PG /TT ONNETOR TT HRGER PG PG RII mhz RII mhz Turion Sempron W/W M Socket S P PG,, PU VR PG / VSUS VSUS PG Sputnik lock iagram LYER : OT HT Link able ocking PG TV_OUT VG RJ- IR/Pwr btn SPIF Out Stereo MI Headphone Jack US Port VOL ntr Mini PI-E ard PI Express Mini ard (Wireless LN/WN) PG SIM R PG PI-E Express ard (NEW R) PG LOK INTERFE nvii M Integraded VG Function PIN PG,, HT Link PI-Express X----N TV_OUT RT_OUT LVS( hannel) US. RT/S-VIEO PG Panel onnector." PG ST - H PG ST nvii MPM PIN luetooth PG US. I/O Ports X PG To onnector PG Mini PI-E ard x Express ard x able ocking x VULE EFINE =,=,=,F=%, OTHER IS EXMPLE R=ohm() =ohm() =ohm() =ohm() /F=ohm( and %) PT- -ROM PG Keyboard IRx Touch Pad PT (//) PG PG FN LP ENE K K x PG PG X-us Flash PG PG,, M PG MOEM RJ PG MII/RGMII zalia RealTek L UIO mplifier PG Jack to Speaker PG PG Two-element microphone PG udio Jacks (Phone/SPIF/ MI) PG N/R/HW RELTEK REL (/ /Gigabit) RJ PG PG U ontroller PG Memory ardreader PG PROJET : TT Quanta omputer Inc. Size ocument Number Rev ustom lock iagram Friday, November, ate: Sheet of

2 HT_RX#[..] HT_RX#[..] HT_TX[..] HT_RX[..] HT_RX[..] HT_TX#[..] U.U.V_HT.U.V_HT V_HT_ V_HT_ E.U.V_HT V_HT_ V_HT_ E.U.V_HT V_HT_ V_HT_ E V_HT_ V_HT_ E HT_RX E HT_RX HT_RX HT_TX E HT_RX HT_RX HT_TX G HT_RX HT_RX HT_TX G HT_RX HT_RX HT_TX J HT_RX HT_RX HT_TX W L HT_RX HT_RX HT_TX V L HT_RX HT_RX HT_TX U N HT_RX HT_RX HT_TX T E HT_RX HT_RX HT_TX F HT_RX HT_RX HT_TX G HT_RX HT_RX HT_TX H HT_RX HT_RX HT_TX K HT_RX HT_RX HT_TX Y L HT_RX HT_RX HT_TX V M HT_RX HT_RX HT_TX V N HT_RX HT_TX T HT_RX# E HT_RX# HT_RX# HT_TX# F HT_RX# HT_RX# HT_TX# G HT_RX# HT_RX# HT_TX# H HT_RX# HT_RX# HT_TX# K W HT_RX# HT_RX# HT_TX# L U HT_RX# HT_RX# HT_TX# M U HT_RX# HT_RX# HT_TX# N R HT_RX# HT_RX# HT_TX# F HT_RX# HT_RX# HT_TX# F HT_RX# HT_RX# HT_TX# H HT_RX# HT_RX# HT_TX# H HT_RX# HT_RX# HT_TX# K W HT_RX# HT_RX# HT_TX# M V HT_RX# HT_RX# HT_TX# M U HT_RX# HT_RX# HT_TX# P HT_RX# HT_TX# T HT_PU_UPLK HT_PU_UPLK J Y HT_PU_UPLK HT_RXLK HT_TXLK HT_PU_UPLK J HT_RXLK HT_TXLK Y HT_PU_UPLK# HT_PU_UPLK# J W HT_PU_UPLK# HT_RXLK# HT_TXLK# HT_PU_UPLK# K HT_RXLK# HT_TXLK# Y HT_PU_UPTL HT_PU_UPTL N R.V_HT HT_PU_UPTL HT_RXTL HT_TXTL P T R.F HT_RXTL HT_TXTL HT_PU_UPTL# P R HT_PU_UPTL# HT_RXTL# HT_TXTL# P R R.F HT_RXTL# HT_TXTL# M S SOKET HT_RXTL/HT_RXRL# MUST <." FROM PU PIN HT_TX[..] HT_TX#[..].V_HT.V_HT.V_HT.V_HT.V_HT HT_TX HT_TX HT_TX HT_TX HT_TX HT_TX HT_TX HT_TX HT_TX HT_TX HT_TX HT_TX HT_TX HT_TX HT_TX HT_TX HT_TX# HT_TX# HT_TX# HT_TX# HT_TX# HT_TX# HT_TX# HT_TX# HT_TX# HT_TX# HT_TX# HT_TX# HT_TX# HT_TX# HT_TX# HT_TX# HT_PU_WNLK HT_PU_WNLK HT_PU_WNLK# HT_PU_WNLK# HT_PU_WNTL HT_PU_WNTL HT_PU_WNTL# T T.U P/V P/V HT_PU_WNLK HT_PU_WNLK HT_PU_WNLK# HT_PU_WNLK# HT_PU_WNTL HT_PU_WNTL# TEST PU/PL MUST FOLLOW ERRTUM REVISION GUIE FROM M NPT Fh PU If M SI is not used SI can be left, SI ohm to VSS. ( cpu type choose ) UE W/S= mil/mil PU.V L SI / T PUTEST F PU.V.U PUTEST TEST V_ Y F PU.V P/XR T PU_THERM TEST V_ W PU_THERM THERM W HTPU_RST# R *R PUTEST THERM RESET#.VSUS HTPU_PWROK R *R T PUTEST TEST PWROK.VSUS F HTPU_STOP# R *R T PUTEST TEST LTSTOP#.VSUS T TEST PUTEST TEST K R PUHTREF R.F T PUTEST TEST HTREF T P PUHTREF R.F TEST HTREF.V_HT PU_ORE_F PUTEST TEST V_F F PU_ORE_F T PU_ORE_F# PUTEST TEST V_F# E PU_ORE_F# T F PU_SUS_F PUTEST TEST VIO_F W PU_SUS_F T E PUTEST TEST VIO_F# Y PULKIN T R R PUTEST TEST LKIN H PULKIN# R R PUTEST TEST LKIN# G PU_RY PUTEST TEST RY G T T F PU_RY# PUTEST TEST REQ# E T R R PU_TMS PUTEST TEST TMS T T E PU_TK PUTEST TEST TK T T PU_TRST# PUTEST TEST TRST# T T E F PU_TI PUTEST TEST TI T R F PU_TO.VSUS E E PUTEST# TEST TO T R F E PU_PRES# R K.VSUS R R PUTEST TEST# PU_PRESENT#.VSUS E PUTEST TEST PSI# PU_PSI# T F PU_VI_L PUTEST TEST VI J PU_VI_L R *R T PUTEST# TEST VI H PU_VI_L R R T FLKOUT TEST# VI PU_VI_L R *R R.F FLKOUT# TEST VI PU_VI_L R *R TEST# VI PU_VI_L R *R VI ROUTE TRES OHM IFF F PU_SI R *R SI PU_SI IMPEENE // SPING SI F PU_PROHOT# PROHOT# F PU_THERMIP# R R THERMTRIP# R R RSV_ H R.VSUS RSV_ RSV_ H RSV_ RSV_ H W R PULKIN P PU_SI R *R RSV_ RSV_ PU_LK R PU_SI R *R RSV_ RSV_ N PULKIN# P R R RSV_ RSV_ PU_LK# P RSV_ RSV_ R P PULKIN# R F PULKIN RSV_ RSV_ N RSV_ RSV_ H P RSV_ RSV_ G R RSV_ RSV_ M S SOKET.U PYT-Y-N KEEP TRE RESISTOR <." FROM PU N TRE TO P <." PUVI PU REQUIRE FOR OMPTIILITY WITH FUTURE PU.V U/.VSUS VI need pull high to.vsus that is for nvidia recommend.vsus.vsus PU THERML SENSOR & ONTROL MUST KEEP LOW URING S-S TO MEET HT IO LINK SPE HT LINK ONTROL LEVEL SHIFTER OVER TEMP ONTROL V V R.K LM_SM R.K LM_SM THERM_LERT# THERM_OVER# R *K V R K V R R V U SLK V S XP LERT# XN OVERT# GN MX GP RESS: H.U /mils PU_THERM P/XR PU_THERM HTPU_RST#,, EPWROK HTPU_PWRG EPWROK.VSUS U HTPU_RST# LVGGW.VSUS U HTPU_PWROK LVGGW Q PU_THERMIP# PLE LOSE PU SI / NE MP_THERMIP# THERM_LERT# HH V R.K V PU OT THERM I THERMTRIP TO SHUTOWN SYS FROM S Q NE THERM_OVER# PU_PROHOT#, MLK LM_SM Q NE V MLK/MT NEE PU TO VPU LM_SM LM_SM LM_SM V Q NE MT, HTPU_STOP# EPWROK FOLLOW M N NVII REOMMEN.VSUS U HTPU_STOP# LVGGW E_PROHOT# HH IMM_THEM# *HH SI / V PU PROHOT INPUT FROM THERML I OR SOIMM SENSOR PU_VI_L PU_VI_L PU_VI_L PU_VI_L PU_VI_L PU_VI_L PU_VI PU_VI PU_VI PU_VI PU_VI PU_VI PU_PROHOT# Q NE R / V R K Q NE P.U/V//XR P HH-PT R.M R R *K K PV / OK, N/R/HW PROJET : TT Quanta omputer Inc. Size ocument Number Rev ustom PU(HT_LINK /TL) Friday, November, ate: Sheet of

3 U M Q M Q M_T[] M Q M_T[] M Q M_T[] M Q M_T[] W M Q M_T[] Y M Q M_T[] M Q M_T[] M Q M_T[] M Q M_T[] M Q M_T[] M Q M_T[] Y M Q M_T[] Y M Q M_T[] W M Q M_T[] W M Q M_T[] M Q M_T[] Y M Q M_T[] M Q M_T[] M Q M_T[] M Q M_T[] M Q M_T[] M Q M_T[] M Q M_T[] Y M Q M_T[] M Q M_T[] Y M Q M_T[] W M Q M_T[] W M Q M_T[] M Q M_T[] M Q M_T[] M Q M_T[] Y M Q M_T[] H M Q M_T[] H M Q M_T[] E M Q M_T[] E M Q M_T[] J M Q M_T[] H M Q M_T[] F M Q M_T[] F M Q M_T[] M Q M_T[] M Q M_T[] F M Q M_T[] E M Q M_T[] E M Q M_T[] M Q M_T[] M Q M_T[] G M Q M_T[] G M Q M_T[] M Q M_T[] F M Q M_T[] E M Q M_T[] H M Q M_T[] E M Q M_T[] E M Q M_T[] H M Q M_T[] E M Q M_T[] M Q M_T[] H M Q M_T[] H M Q M_T[] G M Q M_T[] H M Q M_T[] F M Q M_T[] G M_T[] M K M M_[] K M M_[] V M M_[] K M M_[] L M M_[] R M M_[] L M M_[] L M M_[] L M M_[] M M M_[] M M M_[] M M M_[] M M M_[] N M M_[] N M M_[] R M_[] M S SOKET M_M[] M_M[] M_M[] M_M[] M_M[] M_M[] M_M[] M_M[] M_QS[] M_QS[] M_QS[] M_QS[] M_QS[] M_QS[] M_QS[] M_QS[] M_QS#[] M_QS#[] M_QS#[] M_QS#[] M_QS#[] M_QS#[] M_QS#[] M_QS#[] M_LK[] M_LK#[] M_LK[] M_LK#[] M_NK[] M_NK[] M_NK[] M_RS# M_S# M_WE# M_S#[] M_S#[] M_S#[] M_S#[] M_KE[] M_KE[] M_OT[] M_OT[] Y Y F E E W Y G G G W W G G H E F Y K R T T U U V J V T J J V U M QM M QM M QM M QM M QM M QM M QM M QM M QS M QS M QS M QS M QS M QS M QS M QS M QS# M QS# M QS# M QS# M QS# M QS# M QS# M QS# M K M K# M K M K# M M M M RS# M S# M WE# M S# M S# M S# M S# M KE M KE M OT M OT Tolerance is -%.P.P TRE FROM P TO PU MUST E LESS THN MILS MX NEKOWN TO & FROM PS IS MILS M LK M LK# M LK M LK# U M Q M Q M_T[] F M Q M_T[] F M Q M_T[] E M Q M_T[] Y M Q M_T[] M Q M_T[] M Q M_T[] F M Q M_T[] F M Q M_T[] F M Q M_T[] M Q M_T[] F M Q M_T[] M Q M_T[] M Q M_T[] E M Q M_T[] M Q M_T[] M Q M_T[] M Q M_T[] F M Q M_T[] F M Q M_T[] F M Q M_T[] E M Q M_T[] M Q M_T[] M Q M_T[] E M Q M_T[] M Q M_T[] M Q M_T[] M Q M_T[] E M Q M_T[] M Q M_T[] M Q M_T[] M Q M_T[] G M Q M_T[] G M Q M_T[] M Q M_T[] M Q M_T[] G M Q M_T[] G M Q M_T[] E M Q M_T[] E M Q M_T[] M Q M_T[] M Q M_T[] M Q M_T[] M Q M_T[] M Q M_T[] M Q M_T[] M Q M_T[] M Q M_T[] M Q M_T[] M Q M_T[] M Q M_T[] M Q M_T[] M Q M_T[] M Q M_T[] M Q M_T[] M Q M_T[] M Q M_T[] M Q M_T[] E M Q M_T[] G M Q M_T[] M Q M_T[] M Q M_T[] M Q M_T[] M_T[] M J M M_[] J M M_[] W M M_[] L M M_[] L M M_[] U M M_[] L M M_[] M M M_[] L M M_[] N M M_[] N M M_[] N M M_[] N M M_[] P M M_[] P M M_[] T M_[] M S SOKET M_M[] M_M[] M_M[] M_M[] M_M[] M_M[] M_M[] M_M[] M_QS[] M_QS[] M_QS[] M_QS[] M_QS[] M_QS[] M_QS[] M_QS[] M_QS#[] M_QS#[] M_QS#[] M_QS#[] M_QS#[] M_QS#[] M_QS#[] M_QS#[] M_LK[] M_LK#[] M_LK[] M_LK#[] M_NK[] M_NK[] M_NK[] M_RS# M_S# M_WE# M_S#[] M_S#[] M_S#[] M_S#[] M_KE[] M_KE[] M_OT[] M_OT[] VTT_SENSE M_VREF M_ZN M_ZP E E F E F F E F E F F K T U U V U Y J W U H J W W Y W E F M QM M QM M QM M QM M QM M QM M QM M QM M QS M QS M QS M QS M QS M QS M QS M QS M QS# M QS# M QS# M QS# M QS# M QS# M QS# M QS# M K M K# M K M K# M M M M RS# M S# M WE# M S# M S# M S# M S# M KE M KE M OT M OT VTERM_F M_VREF MEMZN MEMZP TRE FROM P TO PU MUST E LESS THN MILS MX NEKOWN TO & FROM PS IS MILS.P.P Tolerance is -% R.F R.F, VTERM_F.VSUS P/XR M LK M LK# M LK M LK# SMR_VREF R *R.VSUS.U R KF R KF M Q[..] M QM[..] M Q[..] M QM[..] M [..] M QS[..], M [..] M QS[..] M QS#[..] M QS#[..] M [..] M [..], M S#[..] M S#[..], M RS# M RS#, M S# M S#, M WE# M WE#, M KE M KE, M KE M KE, M OT M OT, M OT M OT, M Q[..], M [..] M Q[..] M [..] M QM[..] M QS[..] M QS#[..] M [..] M S#[..] M RS# M S# M WE# M KE M KE M OT M OT MVREF : W =MIL N SPE = MIL M QM[..] M QS[..] M QS#[..] M [..], M S#[..], M RS#, M S#, M WE#, M KE, M KE, M OT, M OT, PROJET : TT Quanta omputer Inc. N/R/HW Size ocument Number Rev ustom PU(MEM/IF) Friday, November, ate: Sheet of

4 SI / V_ORE.VSUS U U/XR V_ORE.VSUS.U U/XR V_ORE V VIO H J.VSUS.U U/XR V_ORE V VIO G.VSUS P/V SI /.U V_ORE V VIO K H.VSUS P/V.U V_ORE V VIO K J K.VSUS.U.U V_ORE V VIO J K.VSUS.U P/V V_ORE V VIO J.VSUS.U U/XR V_ORE V VIO L J.VSUS.U U/XR V_ORE V VIO M K M.VSUS.U U/XR V_ORE V VIO K M.VSUS.U U/XR V_ORE V VIO K M.VSUS.U U/XR V_ORE V VIO K N.VSUS.U U/XR V_ORE V VIO K P.VSUS U/XR V_ORE V VIO L.VSUS U/XR V_ORE V VIO P L P.VSUS U/XR V_ORE V VIO L P.VSUS U/XR V_ORE V VIO L R.VSUS U/XR V_ORE V VIO L T.VSUS U/XR V_ORE V VIO L T.VSUS.U V_ORE V VIO M.VSUS.U V_ORE V VIO T M.VSUS V_ORE V VIO T M.VSUS V_ORE V VIO U M.VSUS V_ORE V VIO V M.VSUS V_ORE V VIO V N.VSUS V_ORE V VIO V N.VSUS V_ORE V VIO V N.VSUS V_ORE V VIO Y P V_ORE V P V_ORE V P SMR_VTERM.U V_ORE V VTT R SMR_VTERM.U V_ORE V VTT R SMR_VTERM.U V_ORE V VTT R SMR_VTERM.U V_ORE V VTT R SMR_VTERM.U V_ORE V VTT T SMR_VTERM.U V_ORE V VTT T SMR_VTERM.U V_ORE V VTT T SMR_VTERM.U V_ORE V VTT T W SMR_VTERM P/XR V_ORE V VTT T SMR_VTERM P/XR V_ORE V T SMR_VTERM P/V V_ORE V T SMR_VTERM P/V V_ORE V U SMR_VTERM P/V SI / V_ORE V U SMR_VTERM P/V V_ORE V U SMR_VTERM P/XR V_ORE V U SMR_VTERM P/XR V_ORE V U V_ORE V V SMR_VTERM V_ORE V V V_ORE V V (.VSUS) V_ORE V V V_ORE V V V_ORE V V V_ORE V W V_ORE V Y V M S SOKET.VSUS.U SMR_VTERM.VSUS.U SMR_VTERM.VSUS.U SMR_VTERM PV /.VSUS.U SMR_VTERM.VSUS.U SMR_VTERM.VSUS.U SMR_VTERM.VSUS.U SMR_VTERM.VSUS.U SMR_VTERM.VSUS.U SMR_VTERM PU POWER PLNE N Y PSS P UF VSS VSS J VSS VSS J VSS VSS J VSS VSS J VSS VSS J VSS VSS J VSS VSS J VSS VSS K VSS VSS K VSS VSS K VSS VSS K VSS VSS K VSS VSS K VSS VSS K VSS VSS L VSS VSS L VSS VSS L VSS VSS L VSS VSS L VSS VSS L E VSS VSS L E VSS VSS M E VSS VSS M E VSS VSS M E VSS VSS M E VSS VSS N E VSS VSS N VSS VSS N VSS VSS N VSS VSS N VSS VSS N VSS VSS P VSS VSS P VSS VSS P VSS VSS P VSS VSS P VSS VSS R VSS VSS R VSS VSS R VSS VSS R VSS VSS T VSS VSS T VSS VSS T VSS VSS T VSS VSS T VSS VSS T VSS VSS U VSS VSS U VSS VSS U VSS VSS U E VSS VSS U F VSS VSS U F VSS VSS U F VSS VSS U F VSS VSS V F VSS VSS V F VSS VSS V F VSS VSS V F VSS VSS V F VSS VSS V H VSS VSS V H VSS VSS W H VSS VSS Y H VSS VSS Y J VSS M S SOKET R TERMINTION YPSS P SMR_VTERM SMR_VTERM SMR_VTERM SMR_VTERM SMR_VTERM SMR_VTERM SMR_VTERM SMR_VTERM V_ORE SMR_VTERM V_ORE HNNEL.U.U.U.U.U.U.U.U Layout note: Place one cap close to every pullup resistors terminated to SMR_VTERM SMR_VTERM SMR_VTERM SMR_VTERM.U.U.U.U.U.U.U.U.VSUS.V_HT.U.U.U HNNEL SMR_VTERM SMR_VTERM SMR_VTERM SMR_VTERM SMR_VTERM SMR_VTERM SMR_VTERM SMR_VTERM.VSUS.VSUS.VSUS.U.U.U.U.U.U.U.U RII HNNEL TERMINTION RII HNNEL TERMINTION M M RP X SMR_VTERM M M RP X SMR_VTERM M M RP X, SMR_VTERM M RS# M S# M RS# RP X SMR_VTERM M M RP X M M RP X M OT M S# RP X M M RP X, M WE# M WE# M OT RP X M M RP X M M RP X M M RP X M S# M OT RP X M M RP X, M WE# M WE# M RP X M M RP X M M RP X M M RP X M M RP X M M RP X, M RS# M S# M RS# RP X M M RP X, M S# M S# M OT RP X M S# M RP X M S# M KE RP X, M S# M S# M S# RP X M KE M KE RP X M S# M RP X M KE M RP X M M RP X.VSUS.U SMR_VTERM M [..] M KE[..] M OT[..] M [..] M S#[..] M [..], M KE[..], M OT[..], M [..], M S#[..],.VSUS.VSUS.VSUS.VSUS.U.U.U.U SMR_VTERM SMR_VTERM SMR_VTERM SMR_VTERM M [..] M KE[..] M OT[..] M [..] M S#[..] M [..], M KE[..], M OT[..], M [..], M S#[..], N/R/HW PROJET : TT Quanta omputer Inc. Size ocument Number Rev ustom PU(POWER/GN) Friday, November, ate: Sheet of

5 M KE[..] M LK M QM[..] M KE[..] M LK M QM[..] M KE[..], M LK M QM[..] M KE[..], M LK M QM[..] M S#[..] M LK# M Q[..] M S#[..] M LK# M Q[..] M S#[..], M LK# M Q[..] M S#[..], M LK# M Q[..] M LK M QS[..] M LK M QS[..] M LK M QS[..] M LK M QS[..] M RS# M LK# M QS#[..] M RS# M LK# M QS#[..] M RS#, M LK# M QS#[..] M RS#, M LK# M QS#[..] M S# M [..] M [..] M S# M [..] M [..] M S#, M [..], M [..], M S#, M [..], M [..], M WE# M OT[..] M WE# M OT[..] M WE#, M OT[..], M WE#, M OT[..], M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M M M M M M M M M M M M M M M M M LK M LK# M LK M LK# R_SMLK R_SMT IM_S IM_S V Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q /P N/ LK LK LK KL SL S S S VSP - N P R SRM SO-IMM (P) Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q M M M M M M M M QS QS QS QS QS QS QS QS QS QS QS QS QS QS QS QS S S RS S WE KE KE M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M QM M QM M QM M QM M QM M QM M QM M QM M QS M QS# M QS M QS# M QS M QS# M QS M QS# M QS M QS# M QS M QS# M QS M QS# M QS M QS# M S# M S# M RS# M S# M WE# M KE M KE KE, REV type : H. M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M M M M M M M M M M M M M M M M M LK M LK# M LK M LK# R_SMLK R_SMT IM_S IM_S V Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q /P N/ LK LK LK KL SL S S S VSP - N P R SRM SO-IMM (P) Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q M M M M M M M M QS QS QS QS QS QS QS QS QS QS QS QS QS QS QS QS S S RS S WE KE KE M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M QM M QM M QM M QM M QM M QM M QM M QM M QS M QS# M QS M QS# M QS M QS# M QS M QS# M QS M QS# M QS M QS# M QS M QS# M QS M QS# M S# M S# M RS# M S# M WE# M KE M KE KE, REV type : H SMR_VREF_IMM VREF VSS_ SMR_VREF_IMM VSS_.U.VSUS VSS_.U.VSUS.U.VSUS V_ VSS_.U.VSUS.U.VSUS V_ VSS_.U.VSUS.U.VSUS V_ VSS_.U.VSUS.U.VSUS V_ VSS_.U.VSUS.U.VSUS V_ VSS_.U.VSUS.U.VSUS V_ VSS_.U.VSUS.U.VSUS V_ VSS_.U.VSUS.U.VSUS V_ VSS_.U.VSUS.U.VSUS V_ VSS_.U.VSUS.U.VSUS V_ VSS_.U.VSUS.VSUS V_ VSS_.VSUS V_ VSS_ VSS_ M OT VSS_ M OT M OT OT VSS_ M OT OT VSS_ VSS_ VSS_ N_ VSS_ M S# N_ VSS_ M S# M N_ VSS_ M M N_/ VSS_ M M N_/ VSS_ M M S# N_/ VSS_ M S# N_ VSS_ N_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ SO-IMM YPSS PLEMENT : Place these aps near So-imm. No Vias etween the Trace of PIN to P. R.U.U P R SRM SO-IMM (P) - KF SMR_VREF_IMM R *R R N KF SMR_VREF_IMM SMR_VREF_IMM.VSUS V.VSUS.U.U SMR_VREF VREF VSS_ VSS_ VSS_ V_ VSS_ V_ VSS_ V_ VSS_ V_ VSS_ V_ VSS_ V_ VSS_ V_ VSS_ V_ VSS_ V_ VSS_ V_ VSS_ V_ VSS_ V_ VSS_ VSS_ VSS_ OT VSS_ OT VSS_ VSS_ VSS_ N_ VSS_ N_ VSS_ N_ VSS_ N_/ VSS_ N_/ VSS_ N_/ VSS_ N_ VSS_ N_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ - N P R SRM SO-IMM (P) V,,,,,,,,,,,,,,,,,.VSUS,,,,,, SMR_VREF_IMM : TRE WITH > MIL PUT YPSS P ON EH IMM R R K K IM_S IM_S IM_S IM_S R K.U V R K.U V V.U.U SMbus address SMbus address lose R socket U V R_SMT Q NE GT_SM R_SMT R_SMLK R.K R.K V V VS IMM_THEM# O.S *.U IMM_THEM# R_SMLK Q V V NE GLK_SM LM_SM LM_SM LM_SM LM_SM S SL GN *G (LMIMM) R *K IMM_THEM# V ddress:h PROJET : TT Quanta omputer Inc. N/R/HW Size ocument Number Rev ustom PU(MEM/IF) Friday, November, ate: Sheet of

6 Pull-Hi for rise time as close as ball within mils as close as ball within mils #note from nv design guide NON-STUFF : X HT LINK(EFULT) STUFF : X HT LINK/UNUSE PIN FLOTING mil/mil mil/mil /mil /mil MV ( HT LINK) ustom Friday, November, Size ocument Number Rev ate: Sheet of Quanta omputer Inc. PROJET : TT N/R/HW HTPU_RST# HTPU_STOP# HTPU_PWRG HT_MP_TX# HT_MP_TX MPOUT_M HT_MP_RX# _MHZ# HT_RX# HT_PU_WNLK HT_TX HT_MP_TX HTMP_RST# HT_MP_RX# HT_RX# HT_RX HT_RX HT_TX HT_MP_TX# HT_MP_TX# HT_MP_TX# HT_MP_TX MPOUT_M HT_MP_RX# HT_RX# HT_RX HT_MP_TX HT_PU_WNLK# HT_TX HT_MP_TX# HT_MP_TX HTMP_PWRG HTMP_UPLK# HTMP_UPLK HT_MP_RX#.V_HT_PLL HT_RX# HT_RX HT_TX HT_MP_TX HT_MP_TX HT_RX# HT_RX HT_RX HT_RX HT_RX PU_L_GN HT_PU_WNTL HT_TX HT_MP_TX_K HT_MP_TX# HT_MP_TX# HT_MP_TX# HT_MP_RX# HT_RX# HT_RX# HT_RX# HT_PU_WNLK# HT_MP_TX HTMP_UPTL _HT_MP_RX_LK HT_PU_UPLK# HT_TX HT_MP_TX# HT_MP_TX# HT_PU_UPTL# HT_PU_UPLK HT_RX# HT_RX HT_TX HT_MP_TX_K# HT_MP_TX HT_RX HT_RX HT_RX HT_PU_WNTL# HT_TX HT_TX HT_MP_TX HT_MP_TX HTMP_UPTL# _HT_MP_RX_LK# HT_MP_RX# HTPU_PWRG HT_RX# HT_RX HT_MP_TX# HT_MP_TX HT_MP_RX# HTPU_STOP# PU_LK# HT_PU_UPTL HT_PU_UPLK# HT_RX# HT_RX HT_TX HT_MP_TX# HT_MP_TX# HTMP_REQ# HT_RX# HT_TX HT_TX HTMP_WNTL HTMP_WNLK HT_MP_TX# HT_MP_TX MPOUT_M# HT_RX HT_TX HTMP_WNLK# HT_MP_TX HT_MP_TX HT_MP_RX# HTPU_RST# _MHZ PU_LK HT_RX# HT_RX# HT_TX HTMP_WNTL# HT_MP_TX# HT_MP_TX HTMP_STOP# HT_PU_REQ# HT_RX# HT_RX# HT_RX PU_L_PV HT_TX _TERM HT_MP_TX# HT_PU_UPLK HT_TX.V_HT_PLL _MKL_MHZ _MKL_MHZ# HT_MP_RX HT_MP_RX HT_MP_RX HT_MP_RX HT_MP_RX HT_MP_RX HT_MP_RX HT_MP_RX HT_MP_RX# HT_MP_RX# HT_MP_RX# HT_MP_RX# HT_MP_RX# HT_MP_RX# HT_MP_RX# HT_MP_RX# MP_L_GN MP_L_PV.V_HT_PLL.V_HT_PLL HT_PU_REQ# HT_MP_RX# HT_MP_RX HT_TX# HT_TX# HT_TX# HT_TX# HT_TX# HT_TX# HT_TX# HT_TX# HT_TX# HT_TX# HT_TX# HT_TX# HT_TX# HT_TX# HT_TX# HT_MP_RX HT_MP_RX HT_MP_RX HT_MP_RX HT_MP_RX HT_MP_RX HT_MP_RX HT_MP_RX HT_PU_WNLK HT_TX#.V_HT.V.V.V.V.V T T L T U R R R K PU I/F MP I/F U M/ Y W V U R P P N Y V W T R P N M Y W V U R P P N Y W W U R P N N T T R R M M W Y N T E F H J K K F F G J L L L E F H J K K E E G J K K L G G G G L L F G E L W Y V Y V W Y Y W W Y W V U T Y W W W Y W V V Y W Y Y W HT_PU_RX_P HT_PU_RX_P HT_PU_RX_P HT_PU_RX_P HT_PU_RX_P HT_PU_RX_P HT_PU_RX_P HT_PU_RX_P HT_PU_RX_P HT_PU_RX_P HT_PU_RX_P HT_PU_RX_P HT_PU_RX_P HT_PU_RX_P HT_PU_RX_P HT_PU_RX_P HT_PU_RX_N HT_PU_RX_N HT_PU_RX_N HT_PU_RX_N HT_PU_RX_N HT_PU_RX_N HT_PU_RX_N HT_PU_RX_N HT_PU_RX_N HT_PU_RX_N HT_PU_RX_N HT_PU_RX_N HT_PU_RX_N HT_PU_RX_N HT_PU_RX_N HT_PU_RX_N HT_PU_RX_LK_P HT_PU_RX_LK_N HT_PU_RX_LK_P HT_PU_RX_LK_N HT_PU_RXTL_P HT_PU_RXTL_N HT_PU_L_PV HT_PU_L_GN.V_PLLHTPU.V_PLLHTMP HT_PU_TX_P HT_PU_TX_P HT_PU_TX_P HT_PU_TX_P HT_PU_TX_P HT_PU_TX_P HT_PU_TX_P HT_PU_TX_P HT_PU_TX_P HT_PU_TX_P HT_PU_TX_P HT_PU_TX_P HT_PU_TX_P HT_PU_TX_P HT_PU_TX_P HT_PU_TX_P HT_PU_TX_N HT_PU_TX_N HT_PU_TX_N HT_PU_TX_N HT_PU_TX_N HT_PU_TX_N HT_PU_TX_N HT_PU_TX_N HT_PU_TX_N HT_PU_TX_N HT_PU_TX_N HT_PU_TX_N HT_PU_TX_N HT_PU_TX_N HT_PU_TX_N HT_PU_TX_N HT_PU_TX_LK_P HT_PU_TX_LK_N HT_PU_TX_LK_P HT_PU_TX_LK_N HT_PU_TXTL_P HT_PU_TXTL_N LKOUT_PRI_MHZ_P LKOUT_PRI_MHZ_N LKOUT_SE_MHZ_P LKOUT_SE_MHZ_N HT_PU_REQ# HT_PU_STOP# HT_PU_RESET# HT_PU_PWRG.V_PLLHTPU HT_MP_RX_P HT_MP_RX_P HT_MP_RX_P HT_MP_RX_P HT_MP_RX_P HT_MP_RX_P HT_MP_RX_P HT_MP_RX_P HT_MP_RX_P HT_MP_RX_P HT_MP_RX_P HT_MP_RX_P HT_MP_RX_P HT_MP_RX_P HT_MP_RX_P HT_MP_RX_P HT_MP_RX_N HT_MP_RX_N HT_MP_RX_N HT_MP_RX_N HT_MP_RX_N HT_MP_RX_N HT_MP_RX_N HT_MP_RX_N HT_MP_RX_N HT_MP_RX_N HT_MP_RX_N HT_MP_RX_N HT_MP_RX_N HT_MP_RX_N HT_MP_RX_N HT_MP_RX_N HT_MP_RX_LK_P HT_MP_RX_LK_N HT_MP_RX_LK_P HT_MP_RX_LK_N HT_MP_RXTL_P HT_MP_RXTL_N HT_MP_REQ# HT_MP_STOP# HT_MP_RESET# HT_MP_PWRG LKIN_MHZ LKIN_MHZ_P LKIN_MHZ_N HT_MP_TX_P HT_MP_TX_P HT_MP_TX_P HT_MP_TX_P HT_MP_TX_P HT_MP_TX_P HT_MP_TX_P HT_MP_TX_P HT_MP_TX_P HT_MP_TX_P HT_MP_TX_P HT_MP_TX_P HT_MP_TX_P HT_MP_TX_P HT_MP_TX_P HT_MP_TX_P HT_MP_TX_N HT_MP_TX_N HT_MP_TX_N HT_MP_TX_N HT_MP_TX_N HT_MP_TX_N HT_MP_TX_N HT_MP_TX_N HT_MP_TX_N HT_MP_TX_N HT_MP_TX_N HT_MP_TX_N HT_MP_TX_N HT_MP_TX_N HT_MP_TX_N HT_MP_TX_N HT_MP_TX_LK_P HT_MP_TX_LK_N HT_MP_TX_LK_P HT_MP_TX_LK_N HT_MP_TXTL_P HT_MP_TXTL_N LKOUT_TERM_GN SLKI_MLKO_MHZ_P SLKI_MLKO_MHZ_N HT_MP_L_PV HT_MP_L_GN T R R T T T T T.U R K T T R *.F T T T T R R T R *.F T T T R R T T T R K U R.KF T T T.U T T R K L T T.U T T T T T T T T T T T HT_TX[..] HT_TX#[..] HT_RX[..] HT_RX#[..] PU_LK PU_LK# HTPU_STOP# HTPU_RST# HTPU_PWRG HTMP_WNLK HTMP_WNLK# HTMP_UPLK HTMP_UPLK# HTMP_UPTL HTMP_UPTL# HTMP_WNTL HTMP_WNTL# HTMP_REQ# HTMP_STOP# HTMP_RST# HTMP_PWRG MPOUT_M MPOUT_M# HT_MP_TX[..] HT_MP_TX#[..] HT_MP_RX[..] HT_MP_RX#[..] HT_PU_UPLK# HT_PU_UPLK MPOUT_M HT_PU_WNLK# HT_PU_UPLK# HT_PU_WNLK# HT_PU_UPTL HT_PU_UPLK HT_PU_WNLK HT_PU_WNTL# HT_PU_WNLK HT_PU_UPTL# HT_PU_WNTL

7 MINI R V PIE_RXP PIE_RXN PIE_TXP PIE_TXN R K R *R PE_PRSNT# close connector follow nvidia recommend PIE_RXP PIE_RXN.U.U PIE_TXP_ PIE_TXN_ J J K L L M N N R P R U T U V Y J J J L L M N N R P R U T U V K K G H G G U PE_RX_P PE_RX_P PE_RX_P PE_RX_P PE_RX_P PE_RX_P PE_RX_P PE_RX_P PE_RX_P PE_RX_P PE_RX_P PE_RX_P PE_RX_P PE_RX_P PE_RX_P PE_RX_P PE_RX_N PE_RX_N PE_RX_N PE_RX_N PE_RX_N PE_RX_N PE_RX_N PE_RX_N PE_RX_N PE_RX_N PE_RX_N PE_RX_N PE_RX_N PE_RX_N PE_RX_N PE_RX_N PE_PRSNT# PE_REFLK_P PE_REFLK_N PE_RX_P PE_RX_N PE_TX_P PE_TX_N PE_TX_P PE_TX_P PE_TX_P PE_TX_P PE_TX_P PE_TX_P PE_TX_P PE_TX_P PE_TX_P PE_TX_P PE_TX_P PE_TX_P PE_TX_P PE_TX_P PE_TX_P PE_TX_P PE_TX_N PE_TX_N PE_TX_N PE_TX_N PE_TX_N PE_TX_N PE_TX_N PE_TX_N PE_TX_N PE_TX_N PE_TX_N PE_TX_N PE_TX_N PE_TX_N PE_TX_N PE_TX_N PE_RX_P PE_RX_N PE_TX_P PE_TX_N PE_LKREQ#/T PE_PRSNT# L L L M P R R R U V W W L M M N P R T T U V W Y J K H J E E PIE_RXP PIE_RXN PIE_TXP_ PIE_TXN_ LK NEW_OE# PPE# close connector follow nvidia recommend.u.u PIE_RXP PIE_RXN PIE_TXP PIE_TXN LK NEW_OE# PPE# LK_MINI_OE# LK NEW_OE# PPE# *P/V *P/V *P/V *P/V NEW R R K R *K R *K LK_PIE_NEW_ LK_PIE_NEW_# LK_PIE_MINI LK_PIE_MINI# V Reserve for nvii MV / LK_MINI_OE# LK_MINI_OE# E PE_LKREQ#/LK PE_PRSNT# PE_REFLK_P PE_REFLK_N H H LK_PIE_NEW_ R LK_PIE_NEW_# R R R LK_PIE_NEW_ LK_PIE_NEW_# LK_PIE_MINI LK_PIE_MINI# R R R R LK_PIE_MINI LK_PIE_MINI# G G PE_REFLK_P PE_REFLK_N PE_TSTLK_P PE_TSTLK_N F F PEX_TSTLK PEX_TSTLK# R *F.V_PLLPE *.U RT_R_ RT_G_ RT, MP_TV_EN.V.V.V PIE_RST# _REFLKIN# PE_RST# G _PE_TERM_GN R.KF T mil/mil _REFLKIN PE_REFLKIN_N PE_TERM_GN.V_PLLPE T PE_REFLKIN_P.V_PLLPE T.V L mil/mil L LMPGSN.U V RT_R_.U V U RT_G_.U.V_ IFP_TX_P RT R R RT_R_ IFP_TX_N R R RT_G RE R R RT GREEN IFP_TX_P _LUE IFP_TX_P R R HSYN_R IFP_TX_P HSYN VSYN_R _HSYN IFP_TX_P F T R R VSYN _VSYN RTTV_SET *F _RSET IFP_TX_N R.U VREF _RSET IFP_TX_N R F IUMP _VREF IFP_TX_N E T mil/mil _N _IUMP IFP_TX_N T F _N N T E N IFP_TX_P T IFP_TX_N T Q *NE MV_XTLIN MV_XTLOUT XTL_IN IFP_TX_P T P/V XTL_OUT IFP_TX_P E T IFP_TX_P T Y LVS _N IFP_TX_P T MHZ E SI / T _N N T F T _N N IFP_TX_N T G N IFP_TX_N F T P/V.V_PLLGPU IFP_TX_N T R T.V_PLLORE.V_PLLGPU IFP_TX_N P.V_PLLIFP.V_PLLORE H IFP_VPROE.U.V_PLLIFP IFP_VPROE F IFP_RST R K IFP_RSET L U.V_PLLGPU JTG_TO E.V_PLLIFP LMPGSN T.U.V_PLLGPU JTG_TI JTG_TO.V_PLLIFP V.U.V_PLLGPU R K JTG_TMS JTG_TI U L LMPGSN R K JTG_TK JTG_TMS R K JTG_TRST# JTG_TK H.V_PLLORE L U.V_PLLORE R K JTG_TRST#.V_PLLORE.U.U.V_PLLORE.U.V_PLLORE R K _TESTMOE_EN PKG_TEST H.V_PLLGPU LMPGSN L LMPGSN TEST_MOE_EN.V_PLLGPU L.U U.V_PLLIFP M/.U.U.V_PLLIFP.V_PLLIFP L LMPGSN RT/TV LVS I/F PIE_RST#, TXLLKOUT TXLLKOUT- TXLOUT TXLOUT TXLOUT TXLOUT- TXLOUT- TXLOUT- LVS mil.v m mil/mil.v.v mil/mil mil/mil TRE WITH : _PE_TERM_GN mil/mil IFP_VPROE IFP_RST VREF mil/mil.v_pllpe.v_pllifp.v_pllifp.v_pllore.v_pllore.v_pllgpu.v_pllgpu mil/mil PROJET : TT Quanta omputer Inc. N/R/HW Size ocument Number Rev ustom MV ( PIE/L/RG ) Friday, November, ate: Sheet of

8 M POWER PLNE/GN & YPSS m.v for Integrated Flat Panel power rail PV / PV / PV / PV / MV (POWER/GN) ustom Friday, November, Size ocument Number Rev ate: Sheet of Quanta omputer Inc. PROJET : TT N/R/HW.V_IFP.V_N.V_N.V_N.V_N.V_N.V_N.V_N.V_N.V_N.V_N.V_N.V_N.V_N.V.V.V.V.V.V.V.V.V.V.V.V.V.V_HT.V_HT.V_HT.V_HT.V_HT.V_HT.V_HT.V_HT.V_HT V.V.V.V_PE.V_PE.V_PE.V_PE.V_PE.V_PE.V_PE.V_PE.V_PLL.V_PLL.V_PLL.V_PLL.V_PLL.V_PLL.V_PLL.V_PLL.V_PLL.V_PLL.V_PLL.V_PLL.V_IFP V HTV_EN_V HTV_EN HTV_EN HT_VL HT_VL_V# HT_VL_R.V_N.V.V.V_HT.V_PE.V.V.V.V.V V.V_HT VPU VPU V.V_HT V.V.V_N.V_N.U.U L.U U U/XR U/XR U/XR.U.U *U.U *U U/XR.U *.U U.U L LMPGSN U/XR Q NE U.U U U Q O *U/XR U U *U.U U U U/XR *.U U/XR *U/XR POWER/GN U M/ E E E F F G H J J J J T U U Y W U U E K M R M J T U H E F F F E F G G G H J G H U H J E Y E U E Y U N F J L T T J H L M P T L F L P N K N T W Y U H V T R U G Y H F L R V L M N P M N P M N P M N P L K M P T W W H K V F V.V_ORE.V_ORE.V_ORE.V_ORE.V_ORE.V_ORE.V_ORE.V_ORE.V_ORE.V_ORE.V_ORE.V_ORE.V_ORE.V_ORE.V_HTMP.V_HTMP.V_HTMP.V_HTMP.V_HTMP.V_HTMP.V_HTMP.V_HTMP.V_HTMP.V_PE.V_PE.V_PE.V_PE.V_HT.V_HT.V_HT.V_HT.V_HT.V_HT.V_HT.V_HT.V_HT.V_.V_.V_PE.V_PE.V_PE.V_PE.V_PE.V_PE.V_PE.V_PE.V_PLL.V_PLL.V_PLL.V_PLL.V_PLL.V_PLL.V_PLL.V_PLL.V_PLL.V_PLL.V_PLL.V_PLL.V_ORE.V_ORE.V_IFP.V_IFP GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN PE_GN PE_GN PE_GN PE_GN PE_GN PE_GN PE_GN PE_GN PE_GN PE_GN PE_GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN PE_GN PE_GN PE_GN PE_GN PE_GN PE_GN PE_GN PE_GN PE_GN PE_GN PE_GN *.U U U U.U U.U U.U.U.U U.U U *U U.U R K U R K.U R K U/XR U R K *U.U.U *U.U.U Q NE U L.U.U *U/XR U/XR *.U U.U.U U.U.U.U U/XR.U *U Q NE U *U *.U R M.U.U.U U/XR.U U Q MMT HT_VL HTV_EN.V_HT,,

9 HT_MP_TX[..] HT_MP_TX#[..] HT_MP_TX HT_MP_TX HT_MP_TX HT_MP_TX HT_MP_TX HT_MP_TX HT_MP_TX HT_MP_TX HT_MP_TX# HT_MP_TX# HT_MP_TX# HT_MP_TX# HT_MP_TX# HT_MP_TX# HT_MP_TX# HT_MP_TX# HTMP_WNLK HTMP_WNLK# HTMP_WNTL HTMP_WNTL# K L M N R T U V K L M N R T U V P P W W HT_MP_TX[..] HT_MP_RX[..] HT_MP_TX#[..] HT_MP_RX#[..] U HT_MP_RX_P HT_MP_RX_P HT_MP_RX_P HT_MP_RX_P HT_MP_RX_P HT_MP_RX_P HT_MP_RX_P HT_MP_RX_P HT_MP_RX_N HT_MP_RX_N HT_MP_RX_N HT_MP_RX_N HT_MP_RX_N HT_MP_RX_N HT_MP_RX_N HT_MP_RX_N HT LINK HT_MP_TX_P HT_MP_TX_P HT_MP_TX_P HT_MP_TX_P HT_MP_TX_P HT_MP_TX_P HT_MP_TX_P HT_MP_TX_P HT_MP_TX_N HT_MP_TX_N HT_MP_TX_N HT_MP_TX_N HT_MP_TX_N HT_MP_TX_N HT_MP_TX_N HT_MP_TX_N HT_MP_RX_LK_P HT_MP_TX_LK_P HT_MP_RX_LK_N HT_MP_TX_LK_N HT_MP_RXTL_P HT_MP_TXTL_P HT_MP_RXTL_N HT_MP_TXTL_N HT_MP_RX[..] HT_MP_RX#[..] HT_MP_RX Y HT_MP_RX HT_MP_RX W HT_MP_RX U HT_MP_RX T HT_MP_RX R HT_MP_RX P HT_MP_RX HT_MP_RX# Y HT_MP_RX# HT_MP_RX# W HT_MP_RX# U HT_MP_RX# T HT_MP_RX# R HT_MP_RX# P HT_MP_RX# V HTMP_UPLK V HTMP_UPLK# N HTMP_UPTL N HTMP_UPTL# V RP EVSEL# TRY# FRME# IRY#.U MIL(m).V_PLL_PU_HT R.V_PLL_PU_HT MIL (m).u V_PLL_PU_HT L LMPGSN U.U.U V_PLL_PU_HT PR-.K RP LKRUN# V INT# LRQ# INT# L INT# L INT# V.V V PR-.K L LRQ# L REQ# V HTMP_REQ# HTMP_STOP# HTMP_OMP_GN R R HTMP_OMP_GN R.F mil/mil.v_pll_pu_ht M HT_MP_REQ# HT_MP_STOP# HT_MP_OMP_GN HT_MP_OMP_GN.V_PLL_PU_HT LKOUT_MHZ_P LKOUT_MHZ_N LK_TERM_GN MPOUT_M MPOUT_M# K MHZ_THRM_GN R F mil/mil PV / TLE SERIRQ TLE LFRME# R K R.K R *.K V V V V RP REQ# SERR# PERR# STOP# PR-.K REQ# PR_N V SI / V_PLL_PU_HT M.V_PLL_PU_HT LKOUT_MHZ(V) Y MPOUT_M_ R R MPOUT_M PI/LP PULL-UP F F E E E F F E F E E F F E F PI_ PI_ PI_ PI_ PI_ PI_ PI_ PI_ PI_ PI_ PI_ PI_ PI_ PI_ PI_ PI_ PI_ PI_ PI_ PI_ PI_ PI_ PI_ PI_ PI_ PI_ PI_ PI_ PI_ PI_ PI_ PI_ PI_E# PI_E# PI_E# PI_E# PI PI_FRME# PI_IRY# PI_TRY# PI_STOP# PI_EVSEL# PI_PR PI_PERR/GPIO# PI_SERR# PI_PME/GPIO# PI_LKRUN/GPIO#(V) PI_REQ# PI_REQ# PI_REQ# PI_REQ#/GPIO(V) PI_REQ#/GPIO(V) PI_GNT# PI_GNT# PI_GNT# PI_GNT#/GPIO(V) PI_GNT#/GPIO(V) PI_INTW# PI_INTX# PI_INTY# PI_INTZ# PI_LK PI_LK PI_LK PI_LK PI_LK PI_LKIN E E F F F E F F E E E E F F FRME# IRY# TRY# STOP# EVSEL# PERR# SERR# TLE LKRUN# REQ# REQ# REQ# WWN_OFF# WLN_OFF# N_EEPEN R N_LK R INT# INT# INT# INT# PI_LK L PLK_MINI_L PLK_K_L MP_PLK T PI_LK R R PI_LKIN SERR# LKRUN# WWN_OFF# WLN_OFF# R MPEEP_EN R L_K T T T HT_MP_TX# R *.F.V HT_MP_TX R *.F STUFF : X HT LINK/UNUSE PIN FLOTING (EFULT) NON-STUFF : X HT LINK P/V PLK_LP_EUG P/V PLK_LP_K P/V PI_LKIN P/V MPOUT_M LOK YPSS PV / V HH-PT HTMP_PWRG R.KF HTMP_RST# HTMP_RST# R.KF HTMP_RST# HTMP_REQ# R.KF R HTMP_STOP# R.KF K PI_RESET#(RV) PI_RESET#(RV) PI_RESET#(RV) PI_RESET#(RV) HT_MP_PWRG(RV) HT_MP_RST#(RV) W MP_PIRST# E MP_PIRST# PIRST_R# E IERST_R# R HTMP_PWRG_L R E HTMP_RST# T T T R R IERST# HTMP_PWRG HTMP_PWRG R *R VORE_ON Reserve for version. VORE_ON,,,,, L L L L L L L L K H H K LP_ LP_ LP_ LP_ LP LP_PWRWN#/GPIO(V) LP_LK H F YRST# YRST# PLK_LP_EUG_L R R PLK_LP_EUG, LFRME# SERIRQ LFRME# LRQ# LRQ# SERIRQ G K K L LP_FRME# LP_RQ# LP_RQ#/LP_S# LP_SERIRQ LP_LK G PLK_LP_K_L R R PLK_LP_K LP_RST# V R R R LP_RST# R K MP_TK MP_TI K L LP_RESET#(RV) H JTG_TK H JTG_TI NVII MP JTG JTG_TO JTG_TMS JTG_TRST# H MP_TO MP_TMS R F MP_TRST# R T K K V N/R/HW PROJET : TT Quanta omputer Inc. Size ocument Number Rev ustom MP ( of ) Friday, November, ate: Sheet of

10 LN_TX[..] LN_TX R LN_TX R LN_TX R LN_TX R R LN_TXTL LN_RX R LN_RX R LN_RX R LN_RX R R LN_RXTL LN_TX[..] R LN_TX_R E R LN_TX_R F R LN_TX_R R LN_TX_R LN_TXLK_R R LN_TXTL_R R LN_RX_R F R LN_RX_R F R LN_RX_R R LN_RX_R LN_RXLK_R R LN_RXTL_R E U MII_TX MII_TX MII_TX MII_TX MII_TXLK MII_TXEN MII_RX MII_RX MII_RX MII_RX MII_RXLK MII_RXV MII/RGMII MII_M MII_MIO MII_RXER/GPIO(RVV) MII_OL MII_RS MII_PWRWN/GPIO(RV) MII_INTR/GPIO(RV) MII_VREF RV UF_MHZ(RV) F E F E F LN_RX[..] MLK MIO LN_RXER LN_OL LN_RS MII_PWRN LN_INT R *.K LN_INT R *K RGMII_VREF Route wide same as resister MII_MHZ_R R LN_RX[..] R MII_MHZ / - GIG LN STUFF OPTION R.KF RGMII_VREF V_S Rb Ra R.KF.U Rc R R LN_TXLK_R LN_TXLK R R LN_RXLK_R LN_RXLK Rd, PV / IT_LK_UIO Z_SIN Z_SIN TO docking TO Mini-pcie card to dual US con bluce tooth con R P/V R R R P/V R US US- US US- Re R R LN_RXER Rf R R LN_OL Rg R R LN_RS MII_MHZ *P/V KX US RN KX US- KX US- RN KX US KX US RN KX US- KX US RN KX US- US US- US US- XTL Y MHZ XTL Z_LK Z_SINR R Z_SIN_R K Z_SIN USO# Y USO# Y US_RIS_GN F mil,within mil ST_TXP ST_TXN ST_TXP ST_TXN E U R T U W W V V M XTLIN(RV) M XTLOUT(RV) _ITLK(V) US_P US_N US_P US_N US_P US_N US_P US_N US_O#/GPIO(RV) US_O#/GPIO(RV) US_RIS_GN ST TX_P ST TX_N ZLI US ST UF_SIO_LK(V) _LK(V) _ST_IN/GPIO(RV) _ST_OUT/GPIO(V) _ST_IN/GPIO(RV) _ST_IN/GPIO(RV) _SYN/GPIO(V) _RESET#(RV) US_P US_N US_P US_N US_P US_N US_P US_N US_O#/GPIO(RV) US_O#/GPIO(RV) ST RX_P ST RX_N J R T R U Y Y V V T T U V MHz R *R _LK_L Z_SOUT_UIO Z_SYN_UIO USO# USO# ST_RXP ST_RXN T VG_M *P/V *P/V Z_RST#_UIO, US US- to US HU US to dual US US- con US To epress US- card US US- ST_RXP ST_RXN US con T Z_SOUT_UIO, Z_SYN_UIO, / GIG VREF.V.V Ra K/F.K/F Rb K/F.K/F Rc R R Rd R R Re N R Rf N R Rg N R V_S US RN RN US- USO# USO# US RN USO# US- USO# US RN PR-K US- US RN US- ST TX_P ST TX_N ST RX_P ST RX_N ST TX_P ST TX_N ST RX_P ST RX_N T R.K ST_TEST ST_THRM F F ST TX_P ST TX_N ST_TEST ST_TERMP ST RX_P ST RX_N ST_LE#/GPIO ST_TSTLK_P ST_LE# ST_TSTLK R ST_LE# V R K V V_S R *K R K R K R *K Z_SPKR, V Z_RST#_UIO V_S R *K R K R *K R K SPIF SUS_LK ST_THRM# P[:] P[:] P P P P P P P R K P P P P P P P P P P P P P[:] P[:] PS# PS# PS# PS# PK# PK# PIOW# PIOW# IRQ IRQ PREQ PREQ PIOR# PIOR# PIORY PIORY LE_ET_P R K hange from P to P PV / LK_KX P/V Y.KHZ LK_KX P/V E F E E E F F F E F E E ST_TERMN IE_T_P IE_T_P IE_T_P IE_T_P IE_T_P IE_T_P IE_T_P IE_T_P IE_T_P IE_T_P IE_T_P IE_T_P IE_T_P IE_T_P IE_T_P IE_T_P IE_R_P IE_R_P IE_R_P IE_S_P# IE_S_P# IE_K_P# IE_IOW_P# IE_INTR_P IE_REQ_P IE_IOR_P# IE_RY_P LE_ET_P/GPIO(V) XTLIN_RT(RTV) XTLOUT_RT(RTV) NVII MP PT RT ST_TSTLK_N IE_T_S IE_T_S IE_T_S IE_T_S IE_T_S IE_T_S IE_T_S IE_T_S IE_T_S IE_T_S IE_T_S IE_T_S IE_T_S IE_T_S IE_T_S IE_T_S IE_R_S IE_R_S IE_R_S IE_S_S# IE_S_S# IE_K_S# IE_IOW_S# IE_INTR_S IE_REQ_S IE_IOR_S# IE_RY_S LE_ET_S/GPIO(V) IE_OMP_P IE_OMP_GN.V_VT RT_RST# E E E G G G G G F E F E F F G *F ST_TSTLK# SIE_ R SIE_IRQ SIE_RQ SIORY LE_ET_S IE_OMP_V IE_OMP_V_GN VRT.U NER MP RTRST# R R K R K R.K R.K R K R F R F L_OFF# V V ST_LE# VPU mil(m) R.K R.K VRT_ MIL MIL VRT_ R K Z_SPKR STRP (oot MOE) User Table* Safe table *EFULT Z_RST# STRP (LN) MII RGMII* *EFULT Q MMT SI / R add RT at rechargeable circuit K VPU R K RT_V HH.U.U U R MIL N/R/HW VRT R R HH VRT_ K MIL SPIF STRP (SIO LK).MHZ*.MHZ *EFULT SUSLK STRP (MP MOE) NORML* SLVE *EFULT MIL.K/F.K/F RTRST# T T_ONN PROJET : TT Quanta omputer Inc. RT Size ocument Number Rev ustom MP ( of ) Friday, November, ate: Sheet of G SM_INTRUER# U ST_ P

11 , V ISP_ON LVS_LON LI_E#, PV / R.KLK_R T_R GTE RIN# NSWON# KSMI#, T T T R_VI R_VI R_VI YINS# SI / RSTTN# MPTESTMOE GPIO PULL-UP R.K MIIRST# MP_TV_EN E_SI# R *R SI# SI / MPLI# SWPT SIO_PME# RI#.V_OV.V_OV.V_OV R_VI R_VI R_VI SYS OR I R K R *K R *K ORI ORI ORI oard I oard I oard I WWN/SIM Low High High W/O WWN High High High SM/I PULL-UP PLK_SM PT_SM SM_LERT# GLK_SM GT_SM,, EPWROK RSMRST# GLK_SM GT_SM PIE_WKE# THERM_OVER# R R R K R R R.K R.K R.K R.K R.K N H H E F J J F M M M K J J J P R P P P P K K U R *K R K R K PWRG(RV) PWRG_S(RV) SM_LK/GPIO(RV) SM_T/GPIO(RV) _LK(V) _T(V) V_S V_S V RESET/PWRGOO _LK/GPIO(V) SM/ I_T/GPIO(V) L_PNEL_PWR/GPIO(V) L_KL_TL/GPIO(V) L_KL_ON/GPIO(V) GTE/GPIO(V) PU LEGY SPKR KRRSTIN#/GPIO(V) THERMTRIP/GPIO#(V) PWRTN# PMU SLP_S#/SUS RSTTN# EXT_SMI#/GPIO(RV) SLP_S#/SUS LI#/GPIO(RV) SUS_LK/GPIO(RV) PE_WKE#(RV) SLP_EEP# SIO_PME#/GPIO(RV) RI#/GPIO(RV) THERM#/GPIO(V) TEST_MOE_EN(V) NVII MP GPIO GPIO/SLV_RYPWRWN(V) GPIO/PU_SLP(RV) GPIO/PU_LKRUN(RV) GPIO/R_VI(RV) GPIO/R_VI(RV) GPIO/R_VI(RV) GPIO/PU_VI(RV) GPIO/PU_VI(RV) GPIO/PU_VI(RV) GPIO/PU_VI(RV) GPIO/PU_VI(V) GPIO/PU_VI(V) PU LEGY PULL-UP PMU PULL-UP LK_R EILK_R PUV_EN(RV) HTV_EN(RV) MEM_VL(RV) PU_VL(RV) HT_VL(RV) SM_LK/GPIO(RV) SM_T/GPIO(RV) SM_LERT#/GPIO(RV) LL#(RV) VP_EEP FNTL/GPIO(V) FNTL/GPIO(V) FNRPM/GPIO(V) GPIO/GPSTP/SUS_STT(RV) GPIO/SYS_SHUTOWN(RV) GPIO/NFERR/SYS_PERR(RV) GPIO/FERR/SYS_SERR(RV) E_SI# INTRUER#(RTV) HPLUG_ET/GPIO(V) SPIF/GPIO(V) SI / LK T EILK EIT R R HH HH N F M N F M L M E J F N G E K J L E K J J F T HTV_EN HT_VL EILK_R EIT_R SM_LERT# MP_THERMIP# SUSR# R SUSR# R SUSK SLP_EEP# PM_TLOW# VP_EEP PV / T mil(.m) GPIO R GTE RIN# EPWROK NSWON# RSTTN# KSMI# MPLI# PIE_WKE# SIO_PME# RI# PM_TLOW# R R R R LK_R EILK_R ORI ORI ORI R R R R R R F F R R LK_R T_R EILK_R EIT_R T R YON R K R K R K R.K R K R K R.K R K R K R R R.K R R K K VORE_ON, HTV_EN MEM_HWPG PU_HWPG HT_VL K K (.K) V_S SI / V Z_SPKR, MP_THERMIP# SUS# SUS# MIIRST# SI# PLK_SM PT_SM SUS_LK MP_TV_EN, SM_INTRUER# RTTV_E SPIF V V_S YON PV / P/XR P/XR P/XR.U.U U.U.U.U.U.U.U.U.U.U.U.U.U.U.U.U MP_.VHT U.U MP_.VHT R.U MP_.VHT N U MP_.VHT L U/XRMP_.VHT W m.u.v_ul E.U.V_UL F.U.U.U.V_PLL_US Y m m.v_pll_sp_v F.U.U V_PLL_SP_SS m PV / T PV / *U.U U T U/XR U/XR U/XR U/XR *.U *.U *.U *.U U/XR.V_UL.V.V.V.V.V.V.V.V.V.V.V.V.V.V.V.V.V.V.V.V V V MP_N MP_N.V MP_.V_HT.V_LW_MP *.U *.U U U U U U U T T R R M M L L K K K K K K Y F E F F N N N N N N N M M M M M M M L L L L L L L K K K J H G F E H H U R N L W L L U.V.V.V.V.V.V.V.V.V.V.V.V.V.V.V.V.V_HT.V.V.V_UL.V.V_UL.V.V_UL.V.V_UL.V.V.V_US_UL.V.V_US_UL.V.V.V_SP_.V.V_SP_.V_SP_.V_HT.V_SP_.V_HT.V_HT.V_SP_.V_HT.V_SP_.V_HT.V_PLL_M_UL.V_UL.V_PLL_M_UL.V_UL V.V_PLL_LEG V.V_PLL_US.V_PLL_LEG.V_PLL_SP_V.V_PLL_US.V_PLL_SP_SS.V_PLL_SP_SS N N N N N GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN ST_GN GN ST_GN GN ST_GN GN ST_GN GN ST_GN GN ST_GN GN ST_GN GN ST_GN GN ST_GN GN ST_GN GN ST_GN GN ST_GN GN ST_GN GN ST_GN GN ST_GN GN ST_GN ST_GN MP_.V.U MP_.V.U MP_.V.U MP_.V.U MP_.V.U MP_.V MP_.V m MP_.V_HT.U Y.V_LW_MP.U T.V_LW_MP.U P.V_LW_MP.U G.V_LW_MP.U R W V.V_US_UL F MP_.V_SP.U E MP_.V_SP.U F MP_.V_SP.U E MP_.V_SP.U E F E F.V.V.U.U.V_PLL_M_UL V_PLL_M_UL m.v_pll_leg m V_PLL_SP_SS m V_PLL_US m.v_pll_sp_ss m E MP_N E MP_N E MP_N.U V L LMPGSN.U T T T V_PLL_SP_SS V L LMPGSN MP_.V L LMPGSN MP_.V_HT L LMPGSN Y W.V_UL R.V_S V.V_PLL_M_UL.V_S U L LMPGSN U V_PLL_M_UL V_S U L LMPGSN T.V_PLL_US R.V T.V_PLL_LEG R T.V_PLL_SP_SS R T.V_PLL_SP_V T L LMPGSN T MP_.V_SP T L LMPGSN R V R V R.V_LW_MP R V_S R MP_.VHT.V R L LMPGSN R R.V R P *.U P *U P *.U P *.U P *.U P *U P *U P *.U P U.V_PLL_SP_V N U V_PLL_SP_SS N.U F.U E *.U V *.U U V_PLL_US E.U.U MP_.V_HT U V_PLL_M_UL U E.V_PLL_M_UL U.V_PLL_M_UL.U.V_PLL_M_UL.U V_PLL_M_UL.U V_PLL_M_UL.U V_S.U NVII MP SUSR# R *K PROJET : TT Quanta omputer Inc. N/R/HW Size ocument Number Rev ustom MP ( of ) Friday, November, ate: Sheet of

12 ISP_ON Q PTEU VL R R.K VPU K Q SIV-T-E U V mil LV L U/V/ LV.uF V R.K R.K EILK EIT,, EPWROK HH-PT hange from u to.u PV / SI / N GS--F PWM_VJ R R VJ PWM_VJ V Modify by the switch PV / VPU VPU U VPU ST_LE#,, IR_IN ST_LE#,, PWR_LE# O_LE, MTLE# ST_LE# LVGGW VPU E_compare PV / K_TN MUX MUX V R PV / V LONON K VJ lose to E Modify by the switch PV / LVS_LON R K PN_LON LI_E# LVS_LON LI_E#, mil PN_LON LONON L V_LIGHT V HH R K TXLLKOUT- TXLLKOUT TXLOUT- TXLOUT TXLOUT- TXLOUT TXLOUT- TXLOUT V_LIGHT mil EILK EIT Modify by the switch PV LV /.U.U.U E_ E_ V_LIGHT V_LIGHT.U.U V TXLLKOUT- TXLLKOUT TXLOUT- TXLOUT TXLOUT- TXLOUT TXLOUT- TXLOUT EILK EIT LV G_ G_ G_ G_ G_ G_ T O P N E L HH-PT L_K L_K Q PTEU HE E OUT N GN V S VPU R K VPU.U lose to E V.U PV / US- US US US- US US- R-REER-US- R-REER-US R_SPK R_SPK- V VSUS N UT_N US HU total current m L_SPK L_SPK- TLE LI_E# TLE LI_E# VSUS PV / VPU VSUS HE E OUT N GN V S.U.U PLMI_R PLMI_L N GN -EN-R PROJET : TT Quanta omputer Inc. N/R/HW Size ocument Number Rev ustom L ONN,HMI ONN Friday, November, ate: Sheet of

13 V RT_R S- RT_G S-Y RT_ S-VS LO_TV LO_RT R.U K LO _RT -- TV WORK LO_TV -- RT WORK RT/TV SWITH U V I I I I I I I I /E SNTPWR SI / SEL Y Y Y Y GN MP_TV_EN: defaule is HI MP_TV_EN RT_R_ RT_G_ RT RTTV_E HI=TV LOW=RT MP_TV_EN, RT_R_ RT_G_ RT RT_R RT_G RT_ -R as possible as closed to RT connector ( close with in mil ) RT_R RT_G RT_ R *R R *R PV / RT_R RT_G RT_ F FUSEV_POLY V L L L R *R P/V P/V P/V.U V_RT mils VRT MIL RT PORT N RT_ONN LQGHNNJ RT_R LQGHNNJ RT_G LQGHNNJ RT_ P/V P/V P/V RTTV_E V R K.U RTTV_E V.U V_RT hange from nvii for -test.u RT_R RT_G RT_ ES PROTETION U V_SYN SYN_OUT V_VIEO SYN_IN VIEO_ SYN_OUT VIEO_ SYN_IN VIEO OUT GN _IN V IN YP _OUT HSYN HSYN VSYN VSYN LK LK T T R R R R R R R R VSYN HSYN HSYN VSYN LK T close conn within mils HS VS L L R R.uH.uH R R LK T P/XR LK RTVSYN RTHSYN T P/V P/V P/XR.U M R.K R.K R.K R.K VRT HH-PT V_RT V_RT close within mils ( close data switch ) hange from nvii for -test V LK T PV / R R R R R R RT_R_ RT_G_ RT S-VS S-Y RT_ R R R K K K LO_TV LO_TV LO_RT That is for RT and TV choose.. used immpedance and driver to choose PV /.P/V TV_OUT V.P/V TV_HROM hange from nvii for -test S- L.P/V.uH TV_HROM N *VW S-Y L.uH TV_LUM HROM LUM TV_LUM TV_OMP *VW *VW S-VS R *R R *R R *R P P -R as possible as closed to Tv connector ( close with in mil ) L P.uH TV_OMP P/XR P/XR P/XR TV_HROM TV_LUM TV_OMP SHIEL GN GN OMP --L SHIEL PV / PROJET : TT Quanta omputer Inc. N/R/HW Size ocument Number Rev ustom RT,TV_OUT Friday, November, ate: Sheet of

14 MI MI- MI MI- MI MI- MI MI- LNV LN_TXLY R *.K LN_RXLY R *.K R.K R.K _OM default Pull-Low NS:GIGIT U LNPHY_V_ LN_MT TT MT LNPHY_MI LN_MX T MX -LNPHY_MI -LN_MX T- MX- LNPHY_V_ LN_MT TT MT LNPHY_MI LN_MX T MX -LNPHY_MI -LN_MX T- MX- LNPHY_V_ LN_MT TT MT LNPHY_MI LN_MX T MX -LNPHY_MI -LN_MX T- MX- LNPHY_V_ LN_MT TT MT LNPHY_MI LN_MX T MX -LNPHY_MI -LN_MX T- MX- NS LN_MX -LN_MX LN_MX -LN_MX LN_MX -LN_MX LN_MX -LN_MX LN_RX LN_RX LN_RX LN_RX LN_RXLK LN_RXTL LN_TX LN_TX LN_TX LN_TX LN_TXLK LN_TXTL LNV R KF MIO T *P SI / *P LN_RX LN_RX LN_RX LN_RX LN_RXLK LN_RXTL LN_RXLY LN_TX LN_TX LN_TX LN_TX LN_TXLK LN_TXTL LN_TXLY LNPHY_MI -LNPHY_MI LNPHY_MI -LNPHY_MI LNPHY_MI -LNPHY_MI LNPHY_MI -LNPHY_MI LN_TX# LN_RX# LN_UPLEX# LN_GLINK# LN_GLINK# LN_GLINK# MLK- MIO- LN_LK LN_GXTL LN_GXTL U RX RX RX RX RXLK RX_TL RXLY TX TX TX TX TXLK TX_TL TXLY //G LE_TX# LE_RX# LE_UPLEX# LE_LINK# LE_LINK# LE_LINK# MLK MI/O LK XTL XTL RTL //--LN PHY V V V V V V V V TRL V V V V V TRL V V V V ONFIG ONFIG ONFIG ONFIG ONFIG RS/ONFIG OL/ONFIG INT/ONFIG ONFIG ONFIG RESET# REFER GN LNV LNV LNV LNV LNV LNV V V TRL V.U V.U V.U V.U V TRL V.U V.U V.U V.U LN_FG LN_FG LN_FG LN_FG LN_FG LN_GRS LN_GOL LN_INT LN_FG LN_FG LNRST LN_RSET L.U V V LNV LNV LNV LNV LNV LNV LN_INT R.K.U.U.U.U.U.U.U.U LNV TRL TRL LNRST LNV LNV R *R R R Q SK V V Q SK V GRST# MIIRST# U U U MII_MHZ MII_MHZ R R RTL PV / LN_MT LN_MT LN_MT LN_MT R R R R R R R R P/KV LNMT_G LN_UPLEX# R.K LN_FG LN_FG LN_FG LN_FG LN_FG R.K R.K R.K R.K R.K LNV MLK MIO R *R MLK- R *R MIO- For S leakage issue.u.u.u.u LNPHY_V_ LNPHY_V_ LNPHY_V_ LNPHY_V_ PHY ddress: LN_GRS LN_GOL LN_INT LN_FG R.K R.K R.K R.K LNV LNV MLK Q NE MLK- LN_RS LN_OL LN_INT ONFIG auto-na auto-na auto-na auto-na dvertise ll apabilities, Prefer Slave MIO Q NE MIO- LN_FG R.K LNV LNV :RGMII/MII TO OPPER RJ SI / RJ LN_GLINK# LN_GLINK# LN_GLINK# LN_TX# LN_RX# HH-PT HH-PT HH-PT LN_GLE# HH-PT HH-PT LN_YLE# LNV LNV R R F F LN_YLE LN_YLE# -LN_MX LN_MX -LN_MX -LN_MX LN_MX LN_MX -LN_MX LN_MX LN_GLE LN_GLE# N LE_YEL_P LE_YEL_N RX- RX RX- TX- TX RX TX- GN TX GN LE_GRE_P LE_GRE_N N TIP RING N-E-NNN *P/KV *P/KV PV / PV / RING TIP N RING TIP GN GN - LN_YLE LN_YLE# LN_GLE LN_GLE# P/XR P/XR P/XR P/XR F--L PROJET : TT Quanta omputer Inc. N/R/HW Size ocument Number Rev ustom LN PHY RTL/L,RJ Friday, November, ate: Sheet of

15 Fix S can not work MV / R K R K R K VSUS U Fix S can not work MV / VSUS P/V P/V R M XI Y MHz XO SN MSINS XN U LVGGW U R LVGGW *.U Q SIS-T-E PV / V. U V. RT RT RT RT RT RT RT RT RT RT RT RT U Fix S can not work MV / RT R_LE# V.V V. R-REER-US R-REER-US- R K.U L LMPGSN R.KF L LMPGSN RT FWTN LE HIPRESETN GN V RPU V P M VSS RREF RT RT RT RT RT RT RT RT RT RT RT RT RT RT RT GN V U PIN ONTROLOUT ONTROLOUT ONTROLOUT ONTROLOUT ONTROLOUT ONTROLOUT XN RT RT RT R R ONTROLOUT ONTROLOUT ONTROLOUT ONTROLOUT XN *P V.V.U *P ONTROLOUT ONTROLOUT U.U R K PV XI XO PVSS VV VH PWR_V VSSH MSINS SMN FN SN ONTROLOUT & ONTROLOUT, trace length shorter, surround with GN. U Fix S can not work MV / V. V.V V. XI XO U.U U SN MSINS PWR_V Fix S can not work MV / Fix S can not work MV / PROJET : TT Quanta omputer Inc. N/R/HW Size ocument Number Rev ustom U controller Friday, November, ate: Sheet of

16 PWR_V IN R REER X,MM/S,MS/MSP PWR_V PWR_V H H *H-P *H-P hange for ME PV / H H *H-P *H-P H *H-P V. PV / R SI / *P K N SI / R *K X-WPN_MS- R.U MSINS X-RN_MS- X-RN X-EN X-LE_MS-LK X-LE X-WRN X-WP# X-_S- X-_S- S- S- MS-_S-M X-LE_MS-LK X-RN_MS- MS-_S-WP x-r/ MS-T x-re MS-T x-e MS-S x-le GN x-le S-V x-we S-LK x-wp S-T x- x- x- x- S-T x- S-T S-T S-M x- GN x- MS-V x- MS-SLK x-v MS-T x--sw MS-INS S-WP-SW MS-T S--SW MS-_S-M X-WPN_MS- MS-S_S-LK MS-S_S-LK S- X-_S- X-_S- X- S- X- X- X-.U MS-_S-WP R *K XN SN H *h-tcbcdip hange for ES PV / hange for signal PV / hange for signal MV / PWR_V PWR_V hange Pin and Pin from GN to empty MV / hange for system uild PV / LOSE ONN PWR_V H *N H *h-tcbcdin H *H-P H *H-P.U.U H *H-EXP R.K R.K H *H-P H H *H-P- *H-P H H *H-P *H-P GN GN GN GN *P R-K-LX H *H-P H *H-P.U H *H-EXP H *H-P.U H H-P R.K ONTROLOUT ONTROLOUT ONTROLOUT ONTROLOUT ONTROLOUT R R R R R R R R R X-WRN X-RN X-EN X-LE X-LE_MS-LK P *EMIP P *EMIP P EMIP P EMIP P EMIP P EMIP P EMIP SI / P EMIP PV / P EMIP dd for EMI PV / P EMIP P EMIP ONTROLOUT R MS-S_S-LK RT R R MS-_S-M RT R R X-WPN_MS- RT RT RT R R R R R R MS-_S-WP X-RN_MS- S- VIN VIN.VSUS.VSUS PV / RT RT RT RT RT R R R R R R R R R R S- S- S- X-_S- X-_S-.U/V//XR.U/V//XR.U/V//XR.U/V//XR.U/V//XR.U/V//XR.U/V//XR.U/V//XR.U/V//XR.U/V//XR RT R R X-_S- RT R R X-_S- SMR_VREF_IMM RT R R X- RT RT RT R R R R R R X- X- X- PROJET : TT Quanta omputer Inc. N/R/HW Size ocument Number Rev ustom ard Reader Friday, November, ate: Sheet of

17 SI / PV / JK_ETET# V.U.U U/V U U Vout Vin YP GN EN TPS_N.U.U L LMS U V.U U/V E V V_V OK_MI_Sense# System MI GN GN GN Vset=.V MINON MINON,,, MI-VREFO-L R.K INT_MI_L PLMI_L L R R MI-VREFO-R GN GN.U.U Fix high-frequency response slightly MV / *U U K INT_MI_R.U.KF MI-VREFO-R R.K HH-PT MI-VREFO-R INT MI V MI-VREFO-L INTERNL MI System MI HH-PT MI-VREFO-L PLMI_R R K_ V, VOLMUTE# PV / MPL MPR U U U U/V_, VOLMUTE Q NE N V V SURR-L SURR-L FRONT-R FRONT-L Sense N MI-VREFO-R LINE-VREFO MI-VREFO N MI-VREFO-L VREF VSS V INT_MIR_L U INT_MI_R OK_RSPK LFE (Port-G-R) MI-R hange from U to U PV / Q INT_MIL_L INT_MI_L SIESURR-L (Port-H-L) MI-L U NE V N N VSS ST-OUT IT-LK VSS ST-IN V SYN RESET# PEEP LINE-R LINE-L MI-R GN R K/F_ JREF/N MI-L SURR-R SURR-R -R GN VSS L -GN OK_LSPK ENTER-(Port-G-L) -L R, VOLMUTE# SPIF R *K_ V_V SIESURR-R (Port-H-R) N SPIFO GN GN PV / OK_MI_Sense# U INT_MIIS_R hange from to V PV / V U INT_MIIS_L UR U INR INR GN U GN GN R R UL U INL K K INL KMI_R R R KMIR U/V//XR R K LINE-R OK_MI_R KMI_L R R KMIL U/V//XR R K R LINE-L OK_MI_L K SENSE R.KF HP_PLG R.K OK_MI_L KMI_SEN Sense R K/F_ MI_PLUG R.K R U/.V K GN GN Q Q MMT MMT GN OK MI ETET PV / VOLMUTE# R * P_EEP Reduce db MV / V_V R *K LINE OUT mplifier,, IR_IN SPIF ERP_L ERP_R MI-VREFO-L INT_MIIS_L INT_MIIS_R MI-VREFO-R IT_LK_UIO Z_SYN_UIO *P_ *P_ R.K R.K PV / R K HP_PLG MI_PLUG U U MX Z_RST#_UIO, Z_SYN_UIO, SI R _ EP Z_SIN SURR-L *U/V_OUTR_L_HP R _ INL_ EP ITLK R R INL EP IT_LK_UIO, EP SURR-R *U/V_OUTR_R_HP R _ INR_ EP *P/V INR OUTL Z_SOUT_UIO, U OUTR N PV /, VOLMUTE# SHNR N V R _ SHNL N U/V_ P_ N N hange Footprint for ME problem P N PV / N_ N N SV VPU dd U and uninsall PV U for fix Vista PVSS_ PVSS PGN HP_PLUG=H ---- ER PHONE SVSS SGN problem MV / HP_PLUG=L ---- PR_SPKER MI JK ET PIN IS QFN-X--P NORML LOSE TYPE U/V_ MI_PLUG=H ---- INTERNL MI GN MI_PLUG=L ---- EXTERNL MI MI JK ET PIN IS NORML LOSE TYPE GN MX EP can NOT be connected to GN. Please leave EP pins floating. ERP_L ERP_R L LMS V_ U/V_ GN GN V U-V_ PROJET : TT Quanta omputer Inc. UT_N N/R/HW Size ocument Number Rev ustom zalia TRL_ONEXNT- Friday, November, ate: Sheet of E

18 E V T No Ground Plane In Section R T Homologation rea VSUS R MR MQ LK SIN SO SYN RST# U N GPIO_/EE_S VIO GPIO_/EE_S/PNPI LK/IT_LK N V V SI/ST_IN GN SO/ST_OUT OUT SYN RST#/RESET# Si R R M MR QE T RST# T IGN SYN Z_RST#_UIO, M RX T SIN Z_SYN_UIO, I Q LK Z_SIN QE IT_LK_UIO, SO M S MQ Z_SOUT_UIO, VREG VREG RNG RNG M MR MU Si MR MR M MR MQ MQ MR MR MQ M MR M MZ M MR M MF MF M MJP M MRV MH FI FI FI FI Modem Header M MR MF MF MF ESIGN SUJET TO HNGE SILION LORTORIES ONFIENTIL PROJET : TT Quanta omputer Inc. N/R/HW Size ocument Number Rev ustom MOEM () Friday, November, ate: Sheet of E

19 L KHS_ VMP UIO MPLIFIER V MPR GN GN MPL.U U/XR.U.U.U U U R_SPK V ROUT R_SPK- ROUT- GN PV L_SPK.U PV LOUT L_SPK- RRIN- LOUT- R K RIN-.U RRIN- RLINEIN EEP_MP *.U R K.U MP_RIN RHPIN P-EEP RIN GN SE/TL# LIN- GN R K.U MP_LIN SE/TL R K R K.U RLIN- LIN HP/LINE RLIN- LHPIN MP_SHN# R K V.U LLINEIN SHUTOWN MP_YPS GN.U YPSS GN R *K MP_G GN VOLMUTE#, HH-PT R K MP_G GIN GN VMP R K GIN GN R *K GN GN GN HH-PT GN GN GN MP_YPS_H MP_YPS GN R K GN GN hange Gain from.db to GN db MV / GN TP PWP-TT Gain Table GIN GIN SE/TL V(INV) d d.d.d x x.d R * R * R R R R GN INT. SPEKER PSPK EEP KEY_EEP *SWPT R * R_SPK- L KHS-T R_SPK- V R_SPK L_SPK L_SPK- L KHS-T P/V L KHS-T L KHS-T R_SPK P/V GN L_SPK L_SPK- R_SPK- R_SPK L_SPK L_SPK-, Z_SPKR PV /.U P_EEP PEEP.U MPEEP_EN R R *.K K.U U TSHFU R K EEPMP.U R *K EEP_MP TO MP P/V P/V hange L~L from LZ-MT to KHS-T MV / GN PROJET : TT Quanta omputer Inc. N/R/HW Size ocument Number Rev ustom JK, MP_TP Friday, November, ate: Sheet of

20 .U INL INR GN PIOR# PIOW# PIORY IRQ IG# PREQ PIOW# PREQ PIORY PIOR# IRQ PK# PS# PS# R R.U R R R R.K R *.K R *.K R K R *K R.K K K K PIOW# PREQ PIORY PIOR# IRQ PK# PS# PS# *.K *.K IERST# YRST# V V U_L U_R _GN IERST# PV / V R O_LE R K P[..] P[..] R *R R V O_LE R *R T N for slave P P P P P P P P PIOW# PIORY IRQ P P PS# P[..] P[..] U_L _GN SEL _P V N R. U_R P P P P P P P P PREQ PIOR# PK# IOS# IG# P PS# E--L M YINS# Y_EN_V SI / -ROM hange Footprint to fix SMT issue MV / USX Q.U O V L mils PYT- YV YV Q NE YV_EN VSUS.U.U U U R Q NE P U/V V VPU YON YON M EN EN GN U G V T T V R K V YINS#, US- US U VSUS R R USPWR *P/XR L *WM- mils.u GPU (TPS) R R OUT OUT U VIN VIN EN GN O O OUT OUT OUT O US- US U/.V *P/V USPWR USPWR total output current. mils (Iout=) USPWR *P/XR *P/V.U U/.V USPWR US- US hange from TN to Elec PV / *P/V *P/V hange from TN to Elec PV / US US- US N GN GN Suyin_MRXXZL PV / ST ONNETOR US & N N GN TXP TXN GN RXN RXP GN ST_TXP_ ST_TXN_ ST_RXN_ ST_RXP_ VST lose to conn.u.u.u.u ST_TXP ST_TXN ST_RXN ST_RXP US- US R R L *WM- US- US USPWR US- US USPWR US- US GN GN GN GN SUYIN_MRSXZX.V.V.V GN GN GN V V V GN RSV GN V V V H_V R R V V VST.U.U U US- US *P/V *P/V US US- SK-- USPWR mils.u H_V.U.U US- US R R R R L *WM- R R hange from TN to Elec PV / *P/XR.U U/.V PROJET : TT Quanta omputer Inc. N/R/HW Size ocument Number Rev ustom ST H, -ROM,USX Friday, November, ate: Sheet of

21 Mini PI-E ard WLN E VIN VIN VIN VIN VIN.U P/XR.U P/XR.U P/XR.U P/XR.U P/XR PIE_TXP PIE_TXN PIE_RXP PIE_RXN PLK_LP_EUG LK_PIE_MINI LK_PIE_MINI# PV LK_MINI_OE# EX / EX V V.V VSUS Pin, connect to V Pin, connect to GN N For PIE spec change.v.v GN.V MINI_LE R *R LE_WPN# LUELE, R *R RF_LINK# LE_WLN# RF_LINK# R *R R *R LE_WWN# R *K.U.U U V R *R GN US_ GN US_- PETp GN MINI_SM PETn SM_T MINI_SMK GN SM_LK GN.V R K PERp GN V MINI_SMK PERn.Vaux PIE_RST#, MINI_SMK PIE_RST# R R E_LK GN PERST# MINIRF_OFF# R R WLN_OFF# WLN_OFF# R.K GN V L_ R R GN L, R.K L_ R R REFLK L, L_ R R REFLK- L, L_ R R MINI_SM GN L, MINI_SM LFRME#_ R R R *R MINI_LK LKREQ# LFRME#, R *R MINI_T.V MINIR_PME# GN WKE#.V V - close south bridge Q Q V.U U NE V NE VSUS.U U PLK_SM PT_SM PV / SI / VSUS, MY MX,, PIE_WKE# MINIR_PME# SW NSS-N-FEEGT Q PTEU Mini PI-E ard WWN(W/SIM) VSUS V.V FOR K EUG R V,, PWR_LE#, MTLE# V Pin, connect to V Pin, connect to GN For PIE spec change V US US- MINI_SM MINI_SMK UIM_VPP UIM_RST UIM_LK UIM_T UIM_PWR V MINIE_V N GN PETp PETn GN GN PERp PERn GN GN REFLK REFLK- GN LKREQ# WKE# - -.V GN.V LE_WPN# LE_WLN# LE_WWN# GN US_ US_- GN SM_T SM_LK.V GN.Vaux PERST# GN.V GN.V V PV / R K/F_ V WWN# US US- WWN_OFF# R.U.U hange for build R *K UIM_PWR.U U H H VN VP H H *M_ST N GN V VPP RST I_O LK SW etect etect SW FS-G U R.U UIM_PWR UIM_RST UIM_LK V K U VW V.U etect Function.U PV / U PROJET : TT Quanta omputer Inc. N/R/HW Size ocument Number Rev ustom MINI R Friday, November, ate: Sheet of E

Headers for all pins sorted by pin no. (unpopulated) TSX-1001 Cortex-M0. Oscillator 44MHz

Headers for all pins sorted by pin no. (unpopulated) TSX-1001 Cortex-M0. Oscillator 44MHz V V Way type onnector US Type onnector x.v.v Regulators Headers for all pins sorted by pin no. (unpopulated) Prototyping area with power and GNs (unpopulated) RS Transceiver US to Serial onverter Expansion

More information

KEIm Baseboard. PAGE DESCRIPTION 1 Block Diagram, History 2 SoM Connector. 3 LCD Connector. 4 Ethernet. 5 UART 6 Analog 7 Peripheral 8 Power

KEIm Baseboard. PAGE DESCRIPTION 1 Block Diagram, History 2 SoM Connector. 3 LCD Connector. 4 Ethernet. 5 UART 6 Analog 7 Peripheral 8 Power KEIm aseboard REV TE PGES ESRIPTION.0.0 Oct//0 ll INITIL REVISION RELESE..0 Feb//0 ll MP REVISION RELESE PGE ESRIPTION lock iagram, History SoM onnector L onnector Ethernet URT nalog Peripheral Power KONO

More information

J1B B1 B3 B5 B7 B9 B11 B13 B15 B17 B19 B21 B23 B25 B27 B29 B31 B33 B35 B37 B39 B41 B43 B45 B47 B49 B51 B53 B55 B57 VCC VCC USB_DET

J1B B1 B3 B5 B7 B9 B11 B13 B15 B17 B19 B21 B23 B25 B27 B29 B31 B33 B35 B37 B39 B41 B43 B45 B47 B49 B51 B53 B55 B57 VCC VCC USB_DET GP0 GP0 GP0 P0 GP0 GP GP GP GP GP GP GP P GP0 GP GP GP GP GP GP GP GP0 GP GP GP GP GP GP GP GP0 GP GP GP GP GP GP GP GP0 GP GP GP GP GP GP GP GP00 UINO ONE PIN EFINE GP0 GP GP GP GP GP GP GP GP0 GP GP

More information

RSC CHIP VDD P05 P03 P01 P04 VDD GND PWM0 AVDD VDD AVDD P0-2 P0-5 P0-1 P0-6 P0-4 P0.3 GND P00. Y1 3.58MHz P00 P01 AGND P01 P00 P02 P02 P07 P0-0 P0-7

RSC CHIP VDD P05 P03 P01 P04 VDD GND PWM0 AVDD VDD AVDD P0-2 P0-5 P0-1 P0-6 P0-4 P0.3 GND P00. Y1 3.58MHz P00 P01 AGND P01 P00 P02 P02 P07 P0-0 P0-7 Place as close to pins of U as possible. RS HIP 0-00 RS-x emo/evaluation oard: RS-000 Thursday, ecember, 00 Size ocument Number Rev ate: Sheet of P XI P0 P0 P0 P0 P00 PN P0 P0 P0 P0 P0 P0 P0 P0 P XO -XM

More information

AXM88180-EVB-RTL8211E-1 SMDK2440 Demo Board Schematic Index

AXM88180-EVB-RTL8211E-1 SMDK2440 Demo Board Schematic Index XM0-EV-RTLE- SMK0 emo oard Schematic Index Page : Schematic Index (This Page) Page : RTLE GigaPHY MHz rystal RJ- Transformer Page : Host Interface onnector Power Page : History Page : X0 EEPROM Note:.Please

More information

Quickfilter Development Board, QF4A512 - DK

Quickfilter Development Board, QF4A512 - DK Quickfilter evelopment oard, QF - K nalog Inputs - U +.V +.V J N hannel J N hannel J N hannel J N hannel U +.V +.V U +.V U +.V Prototyping rea J J Optional +V External Power x Header 0." US onnector U

More information

Realtek Semiconductor Corp. Title RTL8213(M)_FHG_V1.0

Realtek Semiconductor Corp. Title RTL8213(M)_FHG_V1.0 Fiber LE RJ M RYSTL EEPROM SRM & FLSH POWER PWRJK Jumper for GPIOs URT Realtek Semiconductor orp. RTL(M)_FHG_V.0 Size ocument Number Rev lock diagram.0 ate: Tuesday, November, 00 Sheet of ,, /ISGPIOSTP

More information

PCB NO. DM205A SOM-128-EX VER:0.6

PCB NO. DM205A SOM-128-EX VER:0.6 V. M0 M M M M M M M MQM0 MQS0N MQS0P M M M0 M M M M M MQM MQSN MQSP U RM R0 Q00 M0 U Q0 M T Q0 M R Q0 M U Q0 M U Q0 M T Q0 M T Q0 M T M0 M U QS0N M U QS0P M0 M W0 Q0 M W Q0 M V0 Q0 M U0 Q M W Q W Q 0 V

More information

CD-DET TP5_CS- LCDPWR RFPWR CHPD5 GP05 GP25 RST5 L13 D12 D11 D10 LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS- LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS-

CD-DET TP5_CS- LCDPWR RFPWR CHPD5 GP05 GP25 RST5 L13 D12 D11 D10 LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS- LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS- SPST SW L 0uH.uF TP HEER NO STUFF TP 0 HEER NO STUFF TP TP pf Y.uF.uF 0 HEER NO STUFF 0 HEER NO STUFF MHz, 0ppm pf.uf (OUT) (IN) R 0K /W % 0uF OUT OUT OUT OUT KLT L 0 L_MISO L_MOSI L_SK S_S- L_S- L_- L_

More information

core Tiny6410.sch DM9000 DM9000-etc.sch AC97 AC97-etc.sch USB HUB USB-HUB.sch Tiny6410SDK 1103

core Tiny6410.sch DM9000 DM9000-etc.sch AC97 AC97-etc.sch USB HUB USB-HUB.sch Tiny6410SDK 1103 core Tiny0.sch M000 M000-etc.sch -etc.sch US HU US-HU.sch Tiny0SK 0 M_ VV V V V V V V V V V VN VSYN VLK VUS OTGI OTGM OTGP IN0 S_LK S_n S_T0 S_T OUT0 INT INT INT RST ( 红色 ) Tiny0 Tiny0 P Power Supply S

More information

Project: Date. Version. Items V1.01 C C. SIM Technology TITLE DRAWN BY PORJECT. SIM800C+SIM28M_VTS Reference CONTENT VER CHECKED BY SIZE V1.

Project: Date. Version. Items V1.01 C C. SIM Technology TITLE DRAWN BY PORJECT. SIM800C+SIM28M_VTS Reference CONTENT VER CHECKED BY SIZE V1. Project: ate Version Items V.0 RWN Y PORJET SIM800+SIM8M_VTS Reference ONTENT HEKE Y V.0 SHEET of 7 POWER POWER -0V F0 0 L0 VIN LO X0 SM0 SWRH07 uh T-PIN-X TVS0 Z0 + 0 VT U0 VZ=V,Pd=W SM7 00uF V GN VOUT

More information

PTN3356 Evaluation and Applicaiton Board Rev. 0.10

PTN3356 Evaluation and Applicaiton Board Rev. 0.10 E PTN Evaluation and pplicaiton oard Rev. 0.0 REVISION STORY : ------------------------------------- 0. June 0, 0 - ase on PTN_ONLY_REV.SN 0. July, 0 - OM changes due to long lead time items, LEs 0. July,

More information

RTL8211DG-VB/8211EG-VB Schematic

RTL8211DG-VB/8211EG-VB Schematic RTL8G-V/8EG-V Schematic REV..8 Page Index. Page. PHY. MI. M. Power. History RTL8G/8EG Size ocument Number Rev.8 TITLE PGE ate: Sheet of External clock and rystal RTL8G/8EG GMII/RGMII Interface LK_M ENSWREG

More information

A L A BA M A L A W R E V IE W

A L A BA M A L A W R E V IE W A L A BA M A L A W R E V IE W Volume 52 Fall 2000 Number 1 B E F O R E D I S A B I L I T Y C I V I L R I G HT S : C I V I L W A R P E N S I O N S A N D TH E P O L I T I C S O F D I S A B I L I T Y I N

More information

R2 44.2K_1% 5DVCC 5DVCC GND COMP SS24 DW1. EC2 470uF/16V. 470uF/16V 内内内内内内 DW2; 去去 U103,L9 33V. 33V C15 NC/10uF 33V C17 D2 NC/UDZ33B-33V

R2 44.2K_1% 5DVCC 5DVCC GND COMP SS24 DW1. EC2 470uF/16V. 470uF/16V 内内内内内内 DW2; 去去 U103,L9 33V. 33V C15 NC/10uF 33V C17 D2 NC/UDZ33B-33V JK_P JP V V L 0u/N F FUSE() FUSE E 0uF/V E. V L 0u/N V 00nF 00nF V, R 00K 00nF U MP IN EN SS OMP 0nF S SW F 0.nF R K SW L u R.K_% R 0K_% V E 0uF/V V,,, ST-V V 00nF.uF 00P SS W ST-V E 0uF/V E 00nF TO U

More information

HF SuperPacker Pro 100W Amp Version 3

HF SuperPacker Pro 100W Amp Version 3 HF SuperPacker Pro 00W mp Version Revised 0 0 V Stamps KOOR This is the third generation HF SuperPacker Pro 00W Version home construction project offered by HF Projects. This is a group construction project

More information

B0549-SCH-01 RD VEGA STDP4028 (DVI to DPTx) Reference Design PCB# Revision History

B0549-SCH-01 RD VEGA STDP4028 (DVI to DPTx) Reference Design PCB# Revision History 0-SH-0 R-0 VEG STP0 (VI to PTx) Reference esign P# 00- Revision History SHEMTI SHEET ate uthor Version omments 0. ontents, Revision History Sept., 00 Tony W. Rev. Initial schematic. 0. Overview Oct., 00

More information

Block Diagram. Level Translators USB ICSP. Ethernet PoE. Atmega 32U4. 16MHz. User button Reset 32U4. Headers. Reset. Wi-Fi Module. Leds.

Block Diagram. Level Translators USB ICSP. Ethernet PoE. Atmega 32U4. 16MHz. User button Reset 32U4. Headers. Reset. Wi-Fi Module. Leds. lock iagram Ethernet PoE Level Translators SPI HNSHKE URT tmega U US ISP MHz User button Leds Wi-Fi Module U GPIO Headers micros US US Host MHz lock iagram Size ocument Number Rev Yun ate: Thursday, January,

More information

REVISION HISTORY DESCRIPTION INITIAL SCHEMATIC AIY REMOVED ANALOG SWITCHES CHANGED FEEDBACK

REVISION HISTORY DESCRIPTION INITIAL SCHEMATIC AIY REMOVED ANALOG SWITCHES CHANGED FEEDBACK REVISION HISTORY Notes - Unless otherwise noted. Resistances values in Ohms. apacitance values in micrarads (uf). ll 0.uF and 0.0uF capactors are decoupling and should be placed near the I they are shown

More information

8V Title SCHEMATIC, 8V89317EVB REV A. Date: Friday, June 14, Power Supply. XTAL Interface. 12.8MHz TCXO/OCXO LED Status IN1 OUT1

8V Title SCHEMATIC, 8V89317EVB REV A. Date: Friday, June 14, Power Supply. XTAL Interface. 12.8MHz TCXO/OCXO LED Status IN1 OUT1 isclaimer: IT is providing this schematic for reference purposes only. lthough the schematic was taken from a known working design, it is being provided "as is" without any express or implied warranty

More information

Generated by Foxit PDF Creator Foxit Software For evaluation only.

Generated by Foxit PDF Creator Foxit Software   For evaluation only. I_ST I_SLK K_% R K_% R L_0 L_ L_ L_ KEY TON_STHL /F NN_ NN_ P M VS OUTL P OUTR VR MIIN VREF V HOSI LOSI R X pf LOSO.KHZ M_% pf HOSO X pf MHz HOSI 0 pf POWER Generated by Foxit PF reator Foxit Software

More information

1 INDEX & POWER, RESET 2 RF, SERVO & MPEG - MT1389E 3 MEMORY - SDRAM, FLASH/EEPROM 4 VIDEO OUT 5 AUDIO DAC WMA8766

1 INDEX & POWER, RESET 2 RF, SERVO & MPEG - MT1389E 3 MEMORY - SDRAM, FLASH/EEPROM 4 VIDEO OUT 5 AUDIO DAC WMA8766 OMMON_H_V MT (LQFP) V emo oard for Sanyo Slim H PUH INX & PO, ST F, SVO & MPG - MT MMOY - SM, FLSH/POM VIO OUT UIO WM NM TYP VI igital V SUPPLY V igital.v MT FV Servo.V MT LO_V Laser iode.v F V PIKUP H

More information

Reference Schematic for LAN9252-SPI/SQI+GPIO16 Mode

Reference Schematic for LAN9252-SPI/SQI+GPIO16 Mode Reference Schematic for LN-SPI/SQI+GPIO Mode onfigurations SPI/SQI+GPIO Mode EEPROM - F (High) Port mode Port0 & Port = opper Page No. Schematic Page Title Power Supply LN(Part) LN(Part), Strap & EEPROM

More information

SVS 5V & 3V. isplsi_2032lv

SVS 5V & 3V. isplsi_2032lv PU 000pF 000pF 000pF 0 000pF 000pF 000pF 000pF 000pF 000pF 000pF 000pF 000pF 000pF 0 000pF 000pF 000pF 000pF 000pF 000pF 000pF FLSH.0uF.0uF.0uF 0.0uF ata uffer.0uf.0uf.0uf.0uf SVS V & V.0uF.0uF.0uF isplsi_0lv.0uf.0uf

More information

NV11,4Mx16 DDR, RGB, INTERNAL DVI-I, AGP.

NV11,4Mx16 DDR, RGB, INTERNAL DVI-I, AGP. . NV.V 00PF 00PF 00PF 0.UF 0.UF 0.UF 0.UF 0UF 0UF 0 0.UF 0.UF.V TO- -pin package Semtech Z, Unisem US0 00 NV O- RG-PWR-IN.V@ /- 0mV 0UF 00PF 00PF 0 00PF 0UF 00PF 0UF 0 0.UF 0 00PF 0.UF 0 O0 U POWR SNS

More information

ZCRMZN00100KITG. Crimzon Development Board Kit. Product User Guide. Introduction. Kit Contents. Applying Power to Development Board

ZCRMZN00100KITG. Crimzon Development Board Kit. Product User Guide. Introduction. Kit Contents. Applying Power to Development Board ZRMZN0000KITG rimzon evelopment oard Kit PUG000-0 Product User Guide Introduction Zilog s ZRMZN0000KITG rimzon evelopment oard Kit is designed for use as a target with the rimzon In-ircuit Emulator (ZRMZNIE0ZEMG).

More information

HOSCO HOSCI AS M AS M C1 18P C2 18P C1 18P C2 18P GND VCC3 GPIOK7 R82 R82 10K A20 10K. #OffHook. FmHook #TRANSLED. VxBP 0.1U 0.

HOSCO HOSCI AS M AS M C1 18P C2 18P C1 18P C2 18P GND VCC3 GPIOK7 R82 R82 10K A20 10K. #OffHook. FmHook #TRANSLED. VxBP 0.1U 0. 0 #E0 GPIOK #MWR #MR #FWE HOSI KEYI0 GPIO0 HOSO V V VREFI KEYI GPIO GPIO_ V KEYO GPIO #E OUTR MIIN VMI GPIO_0 #LON V #HOL 0 0 #E KEYO GPIO 0 KEYO0 GPIO GPIO_ GPIO_0 #MR #MWR V V V V TSEL #E #E0 V HOSI

More information

C uF T16 VDD T15 TMS TMS MCU_PORT_VDD T14 TDO TDO T13 JCOMP JCOMP PF3 T12 PF3 T11 VDDE3 5.0V PF4 T10 PF4 PJ5 PJ5 PF6 PF6 PF9 PF9 5.0V 5.

C uF T16 VDD T15 TMS TMS MCU_PORT_VDD T14 TDO TDO T13 JCOMP JCOMP PF3 T12 PF3 T11 VDDE3 5.0V PF4 T10 PF4 PJ5 PJ5 PF6 PF6 PF9 PF9 5.0V 5. Size FSM No. WG No. Rev of 9 Galen Street Floor M 0 US MP0EMO Schematic -- MU and Symbol V V P P P P P 9 P0 0 P P P P0 VE V REFYP V P PK P P P 9 P 0 P0 P P P V P P P P9 P P P0 P P 9 P 0 P P P9 P P P P

More information

Z05 SYSTEM BLOCK DIAGRAM

Z05 SYSTEM BLOCK DIAGRAM Z0 SYSTEM LOK IGRM PU ORE / VN (ISL) PGE N_ORE.V (RT0) PGE.V_N (RT0) PGE RII-SOIMM PGE RII-SOIMM PGE RII /00 MHz RII /00 MHz M Griffin SG Processor Lion Sabie P (upg)/w PGE,,, PU THERML SENSOR PGE PU Fan

More information

PS2_B_CLOCK PS2_B_DATA PS2_A_CLOCK PS2_A_DATA UART_C_RXD UART_B_RXD UART_A_RXD UART_C_TXD UART_B_TXD UART_A_CTS UART_A_TXD UART_A_RTS GPIO[0:31]

PS2_B_CLOCK PS2_B_DATA PS2_A_CLOCK PS2_A_DATA UART_C_RXD UART_B_RXD UART_A_RXD UART_C_TXD UART_B_TXD UART_A_CTS UART_A_TXD UART_A_RTS GPIO[0:31] V. V. V. V. PI_RX URT LK URT TX PI_RX _TS_EXPHR _RX_EXPHR _RX_EXPHR Uarts URT TS URT RTS URT TX URT RX PS LOK PS T PS LOK PS T URT TX URT RX URT TX URT RX V. V. Ethernet ETH RX[0:] ETH RXV ETH RXER ETH

More information

COVER PAGE, TOP 04 ~ 05 VGA, LED, 7SEGMENT

COVER PAGE, TOP 04 ~ 05 VGA, LED, 7SEGMENT LTER YLONE III EP evelopment & Education OR SHEMTI ONTENT PGE TOP MEMORY OVER PGE, TOP SRM,FLSH 0 ~ 0 0 ~ 0 ISPLY VG, LE, SEGMENT 0 ~ 0 IN/OUT LOK, PS, RS, UTTON, SWITH, ONNETOR,S R 0 ~ FPG yclone II EP

More information

CONTENTS: REVISION HISTORY: NOTES:

CONTENTS: REVISION HISTORY: NOTES: ONTENTS: PGE - ONTENTS PGE - POWER, XOS PGE - SI, SI, JTG PGE - S/eMM, US, HMI, GPIO, OMPOSITE PGE - SOIMM REVISION HISTORY: V.0 - /0/0 NOTES: These reduced schematics omit core SMPS and LPR circuitry

More information

DAC PLAY0 PLAY0 CT7601 DAC REC ADC REC RCA * 2. Power LDO RCA. RCA * 2 SPDIF output x2 RCA RCA RCA. Ext. MCU POR. PWM LED x 2. SPDIF input x 1.

DAC PLAY0 PLAY0 CT7601 DAC REC ADC REC RCA * 2. Power LDO RCA. RCA * 2 SPDIF output x2 RCA RCA RCA. Ext. MCU POR. PWM LED x 2. SPDIF input x 1. R * SPIF output x Power LO R * R R SPIF input x POR Flash PWM LE x PM00 Lightning() P 0x0 0pin Type connector US 0pin For Lightning & P T0 RE PLY0 PLY H Sel Stereo T0 PLY0 T0 0x PLY 0x PM00 R Ext. MU H

More information

AS1117M3 or LM1117MPX-ADJ ADJ. C20 0.1uF + C56. + C57 10uF. 10 uf R K 1% R18 GND 10.0K 1%

AS1117M3 or LM1117MPX-ADJ ADJ. C20 0.1uF + C56. + C57 10uF. 10 uf R K 1% R18 GND 10.0K 1% K POWER SW JP EXTERNL POWER FUSE 0. uf VT 0 uf R SM or LMMPX-J VIN VOUT U 0.0K % J R.K % 0uF REG_V 0 0.uF REG_V J PV PV_US_TGT V_M0X POWER_SELET R0 0Ohm V to V ENTER POSITIVE.

More information

XIO2213ZAY REFERENCE DESIGN

XIO2213ZAY REFERENCE DESIGN XIOZY REFERENE ESIGN XIOZY Reference Size ocument Number Rev ate: Wednesday, September, 00 Sheet of TP+ TP- TP+ TP- TPIS TP+ TP- TP+ TP- TPIS TP0+ TP0- TP0+ TP0- TPIS0 REFLK+ REFLK- V_ V_ V_ORE PLLV_ORE

More information

AS1117M3 or LM1117MPX-ADJ REG_VDD ADJ. C20 0.1uF U6. + C57 10uF R K 1% GND 3.92K 1%

AS1117M3 or LM1117MPX-ADJ REG_VDD ADJ. C20 0.1uF U6. + C57 10uF R K 1% GND 3.92K 1% K POWER SW JP EXTERNL POWER FUSE 0. uf VT + 0 uf SM or LMMPX-J REG_V VIN VOUT + 0uF 0 0.uF U R 0.0K % J R.K % REG_V J PV PV_US_TGT V_M0X POWER_SELET R0 0Ohm V to V ENTER POSITIVE.

More information

Design Overview. Page 2 Power,Flash,SDcard User switch,reset switch. Page 3 Ethernet. Page 4 Audio. Page 5 USB. Page 6 JTAG,BOOTSW,LED,Header

Design Overview. Page 2 Power,Flash,SDcard User switch,reset switch. Page 3 Ethernet. Page 4 Audio. Page 5 USB. Page 6 JTAG,BOOTSW,LED,Header esign Overview Page Power,Flash,Scard User switch,reset switch. Page Ethernet Page udio Page US Page JTG,OOTSW,LE,Header isclaimer: Schematic's are for reference only. provides no warranty for the use

More information

DOCUMENT NUMBER PAGE SECRET

DOCUMENT NUMBER PAGE SECRET OUMENT NUMER PGE SERET / SERET OUMENT NUMER PGE / Spartan onfiguration SPI Flash Q S V W/VPP HOL VSS U MPVME R 0 R.K 0.U 9 IO_LP 0 IO_LN VREF_ G IO_L9P_ G IO_L9N_ F IO_L0P_ F IO_L0N_ IO_L9P_ IO_L9N_ 0

More information

All use SMD component if possible

All use SMD component if possible R0 0K MF SW0 NEXT R0 0R LE0 STNY & POWER ON GN R0 SW0 PREV R 0 MF R 0 MF R 0K MF R0 K MF SW0 FF GN SNP OFF OR GN Q0 S Q0 S LE R k R k 00n R 0K MF M0 R0 K MF SW0 FR +V() Q0 R 0K MF GN R0 0 R 0 GN VF_on_off

More information

OTG_FS_VBUS OTG_FS_N OTG_FS_P OTG_FS_ID OTG_FS_OC OTG_FS_PWR OTG_FS_VBUS OTG_FS_N OTG_FS_P OTG_FS_ID OTG_FS_OC OTG_FS_PWR OLLO_SLEEP OLLO_SLEEP

OTG_FS_VBUS OTG_FS_N OTG_FS_P OTG_FS_ID OTG_FS_OC OTG_FS_PWR OTG_FS_VBUS OTG_FS_N OTG_FS_P OTG_FS_ID OTG_FS_OC OTG_FS_PWR OLLO_SLEEP OLLO_SLEEP MU ROOTIS / ORO MU_NRESET R_[0..] R_[0..] R_ R_ R_ R_ R_ R_0 R_0 R_ R_ R_ R_ R_ R_ OTG_S_VUS OTG_S_N OTG_S_P OTG_S_I OTG_S_O OTG_S_PWR OTG_S_I OTG_S_N OTG_S_P OTG_S_O OTG_S_VUS UT_USER UT_USER SW_USER

More information

nrf52840-mdk V1.0 An Open-Source, Micro Development Kit for IoT Applications using the nrf52840 SoC Revision History Function Description Page Rev.

nrf52840-mdk V1.0 An Open-Source, Micro Development Kit for IoT Applications using the nrf52840 SoC Revision History Function Description Page Rev. nrf0-mk V.0 n Open-Source, Micro evelopment Kit for IoT pplications using the nrf0 So Revision History Function escription Page Rev. escription Title Sheet V.0 The First Release Power Supply US.0 Hub PLink

More information

Reference Schematic for LAN9252-HBI-Multiplexed Mode

Reference Schematic for LAN9252-HBI-Multiplexed Mode Reference Schematic for LN-HI-Multiplexed Mode onfigurations HI Multiplexed mode EEPROM - F (High) Port mode Port0 & Port = opper Page No. Schematic Page Title Power Supply LN(Part) LN(Part), Strap & EEPROM

More information

ISA INTERFACE & POWER SELECTION Size Document Number Rev Custom. XR82C684 EVAL BOARD 1.2 Date: Monday, August 13, 2007 DO NOT INSTALL CON_AT62B

ISA INTERFACE & POWER SELECTION Size Document Number Rev Custom. XR82C684 EVAL BOARD 1.2 Date: Monday, August 13, 2007 DO NOT INSTALL CON_AT62B IS_IRQ V._0._0._0 O NOT IS_IRQ R K_0._0.0_0 J J.0_0 0 RV_RESET V RV_RESET V TP J IS TEST._0 TP V X [0..] [0..] GN GN -I/O H K RESRV V 0 IRQ V -V REQ -V U 0WS 0 0 V 0 -IO_HRY._0 GN -I/O H RY 0 -SMEMW EN

More information

RETICLE 2 NORTH SW2 DPDT SOUTH. LM339A TxD1 Out 11 U2D DEC PULSE 1 FOCUSER-2 3.0V 17 CCD EAST U2A AUX -6 FOCUSER-2 FOCUSER SW1 DPDT

RETICLE 2 NORTH SW2 DPDT SOUTH. LM339A TxD1 Out 11 U2D DEC PULSE 1 FOCUSER-2 3.0V 17 CCD EAST U2A AUX -6 FOCUSER-2 FOCUSER SW1 DPDT J KYP PWR J TX0\ RTIL RX0\ U V V NORTH V- NORTH/SH LM J RS V MIS XMIT LX00 XMIT LX00 RV MIS RV U SH V LM RN V V 0K J U LN 0 RX0\ 0 V TTRY LM Tx Out TX0\ Rx In Tx Out RTIL 0 Rx In U 0 V LM 0 PULS FOUSR-

More information

POWER Size Document Number Rev Date: Friday, December 13, 2002

POWER Size Document Number Rev Date: Friday, December 13, 2002 R0 [ /W 0 0.00uF/00V - D0 KP0M L0 L D0 N 0 00uF/00V 0 0.uF R0 M [ /W R0 M [ /W R0 M [ /W R0 M [ /W 0 0.00uF/KV D0 PS0R 0 0uF R0 00K [ W D0 FR0 R0 0 [ /W O O T0 O,, POWER X'FMR 0, D0 DQ0 R [ /W 0.00uF/00V

More information

PLAY0 CT7601 QFN48 REC ADC REC. Power LDO RCA RCA RCA*2. Ext. MCU RCA*2. SPDIF output. PWM LED x 2 POR. SPDIF input x 1 Flash. connector.

PLAY0 CT7601 QFN48 REC ADC REC. Power LDO RCA RCA RCA*2. Ext. MCU RCA*2. SPDIF output. PWM LED x 2 POR. SPDIF input x 1 Flash. connector. R SPIF output Power LO R SPIF input x Flash POR PWM LE x R* Lightning() P x pin Type connector US pin For Lightning & P T QFN RE PLY H Sel T PLY x PM Ext. MU H Sel T RE x S NE OP R* Size ocument

More information

L13X DAUGHTER CARDS TABLE OF CONTENTS REV SL NO. TABLE OF CONTENTS VERSION VERSION HISTORY BLOCK DIAGRAM 4 UART-0 INTERFACE

L13X DAUGHTER CARDS TABLE OF CONTENTS REV SL NO. TABLE OF CONTENTS VERSION VERSION HISTORY BLOCK DIAGRAM 4 UART-0 INTERFACE LX UGHTER RS TLE OF ONTENTS SL NO. ONTENTS PGE NO REV TLE OF ONTENTS VERSION HISTORY VERSION.0.. LOK IGRM URT-0 INTERFE N US INTERFE URT INTERFE PROFI US & SOFT IR INTERFE SOFT URTS REV NO. NTURE OF HNGE

More information

MSP430F16x Processor

MSP430F16x Processor MSP0x Processor V_. V_ V_. U Vcc Vcc R 0K SW, ETHER_T_00, ETHER_T_0, ETHER_T_0, ETHER_T_0, ETHER_T_0, ETHER_T_0, ETHER_T_0, ETHER_T_0 P.0/TLK P./T0 P./T P./T P./SMLK P./T0 P./T P./T /RST/NMI 0.u P UTTON_

More information

#1 10P/DIL NORTH #3 #3 #3 #3 #3 #3 #3 #3 R198 RES0603 RES0603 DNP DNP DNP RES0603 RES0603 RES SDI_N 3-SDO_N 3-ALERT_N 3-CS_N 3-SCLK_N 3-CONV_N

#1 10P/DIL NORTH #3 #3 #3 #3 #3 #3 #3 #3 R198 RES0603 RES0603 DNP DNP DNP RES0603 RES0603 RES SDI_N 3-SDO_N 3-ALERT_N 3-CS_N 3-SCLK_N 3-CONV_N P REVISION REOR J SP88 0 - RE N_JK P 90-00_-POS TP # - Remove these components to stack north # - Populate these components to stack north Use k Resistors or adjust as needed Header - Molex 90-0 PITORS,

More information

AD2_BUSY AD2_DIN AD2_DOUT AD2_/CS AD1_/CS AD1_DOUT AD1_DIN AD_SCLK AD_CCLK AD_OSC_EN AD1_BUSY AD_CONVERT GNDIO - P115

AD2_BUSY AD2_DIN AD2_DOUT AD2_/CS AD1_/CS AD1_DOUT AD1_DIN AD_SCLK AD_CCLK AD_OSC_EN AD1_BUSY AD_CONVERT GNDIO - P115 PL ENOER OUNTER / PWM MOTOR ONTROL / GLUE LOGI PL YPSS PITORS LE0 LE LE LE ESTOP_U ESTOP_IRQ _USY _IN _OUT _/S _/S _OUT _IN _SLK 0.uF +.V 0.uF 0.uF 0.uF 0.uF 0.uF 0.uF 0.uF P0.[0:] [0:] 0 P0. P0. P0. P0.

More information

ZY5/ZY5D SYSTEM BLOCK DIAGRAM

ZY5/ZY5D SYSTEM BLOCK DIAGRAM PU ORE ISL PGE ZY/ZY SYSTEM LOK IGRM N ORE.V PGE N RUN.V PGE R II SMR_VTERM.VSUS(TPSREGR) PGE SYSTEM POWER ISL PGE INT or EV selector Resistor RII-SOIMM PGE RII-SOIMM PGE RII /00 MHz RII /00 MHz M Griffin

More information

For max 243 R2OUT is low when R2IN is disconnected enabling the MAX 489 (RS-485) This will not work if MAX232 is used!

For max 243 R2OUT is low when R2IN is disconnected enabling the MAX 489 (RS-485) This will not work if MAX232 is used! JP RS_SELET V For max ROUT is low when RIN is disconnected enabling the MX (RS-) This will not work if MX is used! V On Front Panel -F (To Pg.) RS- RE_ RE_ RV_Y RV_Z 0.uF V U MXUK STR U- H G U MX 0 Y Z

More information

Revisions. 2 Notes. 4 FXLC95000CL / MCU Circuit 5 Power and Battery Charger Circuit. KITFXLC95000EVM Drawn by:

Revisions. 2 Notes. 4 FXLC95000CL / MCU Circuit 5 Power and Battery Charger Circuit. KITFXLC95000EVM Drawn by: Table of ontents Notes lock iagram FXL000L / MU ircuit Power and attery harger ircuit Rev escription Revisions Original Release Remove signal line U- pin and add additional signal line between J-pin0 and

More information

U1-1 R5F72115D160FPV

U1-1 R5F72115D160FPV pf R NF_ X MHz, pf ON_XTL ON_EXTL R R NF_,,,, R NF_ R NF_ R R,,,, M M M_LK M_LK SEMn TI TMS TK TRSTn K R K R K R K R EXTL XTL M M M_LK M_LK TESTM SEMn TI TMS_WTX TK_WSK TRSTn_WRX U- RFFPV VREF VREFVSS

More information

INDEX/ RESET& EEPROM JINPIN ELECTRICAL COMPANY LTD.ZHUHAI.S.E.Z SF_CE SF_SO SF_CLK SF_SI SF_CE SF_SO SF_CLK SF_SI PC_SCL PC_SDA SCL SDA RST

INDEX/ RESET& EEPROM JINPIN ELECTRICAL COMPANY LTD.ZHUHAI.S.E.Z SF_CE SF_SO SF_CLK SF_SI SF_CE SF_SO SF_CLK SF_SI PC_SCL PC_SDA SCL SDA RST N Updata /N P. R.K R 00 R 00 R.K P_SL P_S V R K SF_E U PMVF00 E SO WP VSS V HOL SK SI SF_LK V 0.UF/V SF_E SF_LK P_SL P_S SL S V SL' S' SF_E SF_LK P_SL P_S SL S V SL' S' U T 0 V WP SL S SL' S' 0.UF/V R

More information

Block Diagram SGTL5000 PG. 3. Power PG. 8. Communication PG.6. I2S Signals PG.7. Analog Inputs PG.4. Analog Outputs PG.5.

Block Diagram SGTL5000 PG. 3. Power PG. 8. Communication PG.6. I2S Signals PG.7. Analog Inputs PG.4. Analog Outputs PG.5. lock iagram I R Select I/SPI Mode Select MLK Source ommunication PG. US to I/SPI IS Signals PG. nalog Inputs PG. IS Interface Line-In / Microphone nalog Outputs PG. Headphone SGTL PG. igital Header P PSI

More information

SYMETRIX INC th Avenue West Lynnwood, WA USA REV: DATE:

SYMETRIX INC th Avenue West Lynnwood, WA USA REV: DATE: R 0K0 RST U S_ PF/0V PF/0V 0FS FS T T 0SLK N SOT N SOT Y mhz U LS0 debug port 0 do not stuff R WR S PS X/Y IN/IN IR 0IR MO J R M R 0K0 R0 K00 R 0K0 dsck dr dsi dso / G 0 U LS0 R 0K0 SI_RX SI_TX SI_LK TFS

More information

B1 AC V+ J2 120V J5V AC_HI -V_RLY A_ON +V DGND A_ON2 J1 230V uF/25V AC_LO J3 120V AC V- 2KPB06M DW G-S-290 R1 499R TE ND J ON

B1 AC V+ J2 120V J5V AC_HI -V_RLY A_ON +V DGND A_ON2 J1 230V uF/25V AC_LO J3 120V AC V- 2KPB06M DW G-S-290 R1 499R TE ND J ON 0 _HI _LO F J 0V J 0V J 0V T T-00-N V V- KP0M 00uF/V _ON V N JV J ON -V_LY _ON V N W-0---S-0 _ON N PW000-SFH P.O. OX 0, NL. PTOOUH, ONTIO N KJ Y PHON (0) - FX (0) -0 WWW.YSTON. LT 00 igital Power Supply

More information

AML7266-H. Feature table. Block Thursday, February 12, 2009 AMLOGIC AML7266-H. Main Chip: Internal: Video: Audio: Interfaces: UART USB HOST RJ45

AML7266-H. Feature table. Block Thursday, February 12, 2009 AMLOGIC AML7266-H. Main Chip: Internal: Video: Audio: Interfaces: UART USB HOST RJ45 ON Y Pb Pr is(smk,sk,slrk,s) MP U V V pin con to Mainboard IR MI MI U WM SMK,SK,SLRK MII_(ST) URT JTG con U ML-H SPI FLSH U MXL-G U NN FLSH KFGU Gb SL +.V/. POR LO U +.V RJ RMII Eth PHY U LN US HOST RMII

More information

Intel Edison. 7V to 15V Brick Power Supply. 4.4V power supply and battery recharger UART 1 USB 0TG. EDISON BREAKOUT BOARD Title Title page

Intel Edison. 7V to 15V Brick Power Supply. 4.4V power supply and battery recharger UART 1 USB 0TG. EDISON BREAKOUT BOARD Title Title page Intel Edison reakout Sept/0 V to V rick Power Supply V power supply and battery recharger SPI GPIO Intel Edison PWM I S URT 0 0" header US 0TG URT Level Shifter URT US FTI P P lient US Micro Type- lient

More information

Am186CC and Am186CH POTS Line Card

Am186CC and Am186CH POTS Line Card RVISION HISTORY RV. T INITILS.0 // JSK m and mh POTS Line ard Reference esign NOT: The purpose of this design is to illustrate how to connect some of the M digital blocks together. It is not intended to

More information

DNI TP25 ORG DNI 0.1UF 12V 47UF DNI DNI WHT DGND1 LM1117MP-3.3/NOPB +V_MTR +V DNI OUT1 OUT ADJ DNI 0.1UF R10 10K DGND 47UF DNI DNI EXLVL DGND DGND

DNI TP25 ORG DNI 0.1UF 12V 47UF DNI DNI WHT DGND1 LM1117MP-3.3/NOPB +V_MTR +V DNI OUT1 OUT ADJ DNI 0.1UF R10 10K DGND 47UF DNI DNI EXLVL DGND DGND TP RN V_ORE N_ N TP LKORY_ N_ LKORY S S_ TP RE TP LU EUT_ VP SLK SLK V V_E VIOLET TP VP XTL XTL R LKORY_ RN R TP LKORY_ N_ TP LKORY_ N_ LKORY S S_ RE TP LU EUT_ TP VP SLK V V_E VIOLET TP VP XTL XTL RN

More information

Service Information. Service. Service. Service FW-V220. Product Service Group CE Audio A02-160

Service Information. Service. Service. Service FW-V220. Product Service Group CE Audio A02-160 Service Service Service W-V0 0-0 Product Service Group udio Service Information lready published Service Informations: ORRTION TO SRVI MNUL elow are corrections to the circuit diagram parts list: OMI OR

More information

3.3V_MCU D N5 D N2 BAV99 D N4 BAV99 D N13 3 BAV99. ESD solution 0.01U TP1 TP2 R4 75 R3 75 R5 75 TP3 TP4 TP6 TP8 R+ G+ B+ R 35 TP11. A-detect C 77 0.

3.3V_MCU D N5 D N2 BAV99 D N4 BAV99 D N13 3 BAV99. ESD solution 0.01U TP1 TP2 R4 75 R3 75 R5 75 TP3 TP4 TP6 TP8 R+ G+ B+ R 35 TP11. A-detect C 77 0. .V_MU.V_MU N V0LT P V N V N V N V N V 0.0U ES solution 0 0.0U J 0.0U J 0.0U J PV TP 0.U U 0 V WP SL VSS S T0 R 0 0 R R.K.K _WP_ R.K SU_SL SU_S SU_S R.V TP TP TP TP0 G J 0 00 TP TP TP TP TP TP R R R R R+

More information

CP2102 TESTAMATIC SYSTEMS POWER 5V TO 3.3V SECTION PINOUT CHECK DECOUPLING CAPACITORS. Btype USB connector TSPL_PPS_1 2.2

CP2102 TESTAMATIC SYSTEMS POWER 5V TO 3.3V SECTION PINOUT CHECK DECOUPLING CAPACITORS. Btype USB connector TSPL_PPS_1 2.2 VUS R V_IN V TO.V SETION.V SI_RX SI_TX 0E R PINOUT HEK MINISM00F- Resettable Fuse F 00m WHITE 00nF U GN EN IN IN TPS PG nc OUT OUT 0k R 0.V 00nF Power_Good MIRO US IS INITE S ON TX RX 0.uF VUS TR RI GN

More information

VCC 52 VCC 21 AVCC PF0(ADC0) 60 PF1(ADC1) 59 PF2(ADC2) 58 PF3(ADC3) 57 PF4(ADC4/TCK) 56 PF5(ADC5/TMS) 55 PF6(ADC6/TDO) 54 PF7(ADC7/TDI) SCL TXD

VCC 52 VCC 21 AVCC PF0(ADC0) 60 PF1(ADC1) 59 PF2(ADC2) 58 PF3(ADC3) 57 PF4(ADC4/TCK) 56 PF5(ADC5/TMS) 55 PF6(ADC6/TDO) 54 PF7(ADC7/TDI) SCL TXD POWER ELETRONIS **- Switching Power Regulation** V and.v outputs are isolated from High Voltage, but not each other Isolated Power Supply power.sch FTI US URT FTI US URT ftdi_uart.sch Safety Loop Wiring

More information

+12V R16 100K +12V R17 100K R19 R18 100K 100K AVPP BVPP C21. C20 0.1uF. 0.1uF NOTES:

+12V R16 100K +12V R17 100K R19 R18 100K 100K AVPP BVPP C21. C20 0.1uF. 0.1uF NOTES: +V +V R 00K U S S G G SI.V +V V _VPPEN _VPPEN0 _VEN _VEN0 _VPPEN _VPPEN0 _VEN _VEN0 R0 00K R 00K + 0uF _VPPEN _VPPEN0 _VEN _VEN0 _VPPEN _VPPEN0 _VEN _VEN0 V 0.uF U VIN VPPIN VPP0 VPP V0 V VPP0 VPP V0 V

More information

176 5 t h Fl oo r. 337 P o ly me r Ma te ri al s

176 5 t h Fl oo r. 337 P o ly me r Ma te ri al s A g la di ou s F. L. 462 E l ec tr on ic D ev el op me nt A i ng er A.W.S. 371 C. A. M. A l ex an de r 236 A d mi ni st ra ti on R. H. (M rs ) A n dr ew s P. V. 326 O p ti ca l Tr an sm is si on A p ps

More information

VREF XREF=1/A1,1/B2,7/A2 C103 AVDD 0.1U VDDCORE DRVDD VDDIO ENC+ ENC- AIN+ OVR EC2 XREF=2/B2 XREF=2/B2 XREF=2/B2 XREF=2/A1 XREF=1/A1,7/B1 XREF=2/B2

VREF XREF=1/A1,1/B2,7/A2 C103 AVDD 0.1U VDDCORE DRVDD VDDIO ENC+ ENC- AIN+ OVR EC2 XREF=2/B2 XREF=2/B2 XREF=2/B2 XREF=2/A1 XREF=1/A1,7/B1 XREF=2/B2 --00_: RV;E,F,G,H,J,K,L,M,N,P,R V;H,H,J,J,K,K,L,L,M,M,N,N,P,P V;,,,,,,,E,E,F,F,G,G SMOE MOE S EXP EXP EXP0 HIPI HIIPI HIPI HIPI0 EXTFILTER GN_ GN_0 IN- IN+ EN- EN+ VREF V_ES N RY PLK PULK LK SYN SYN SYN

More information

X-USBPD-C-SHIELD. 2 Block Diagram 3 Type-C Connector 4 USB3/USB2 5 PTN5110 PD TCPC 6 Shield Headers 7 PD Source and Sink LS 8 3V3, 5V0, 1V8 Supplies

X-USBPD-C-SHIELD. 2 Block Diagram 3 Type-C Connector 4 USB3/USB2 5 PTN5110 PD TCPC 6 Shield Headers 7 PD Source and Sink LS 8 3V3, 5V0, 1V8 Supplies Table of ontents lock iagram Type- onnector US/US PTN0 P TP Shield Headers P Source and Sink LS V, V0, V Supplies Rev escription ate pproved Prototype Release -Mar- K ring up to NL and make updates requested

More information

Virtex 5 FF1760 DUT. Differential SMA Clocks 2X D. Single Ended Socket Clocks 2X. Upstream Connector. Upstream. Power Bus and Switches 5V

Virtex 5 FF1760 DUT. Differential SMA Clocks 2X D. Single Ended Socket Clocks 2X. Upstream Connector. Upstream. Power Bus and Switches 5V PGE System Monitor ux PGE System Monitor PGE System ce Upstream PGE Upstream onnector PGE Single Ended Socket locks X PGE ifferential SM locks X PGE -0 Power us and Switches V OR V JK RIK VINT VINT JK

More information

D28 D28 1N4001 1N4001 R301 R375 R k. 10k R82 R82. 47k. 47k USB_IN. 20k. 20k R87 R87 +3V. C uF. C uF GND +1V8. C uF.

D28 D28 1N4001 1N4001 R301 R375 R k. 10k R82 R82. 47k. 47k USB_IN. 20k. 20k R87 R87 +3V. C uF. C uF GND +1V8. C uF. POWER_KEY POWER_OFF US_IN WKEUP H_ET HG_STTUS PLYKEY +VRT VT VUS +VRT LI_.V LI_.V VUS VT VTT VTT VTT +V +V +V +V VTT V +V T uf uf R k R k uf uf R k R k VIN VOUT U XPM U XPM Vbat ON ON ON ON KW ON/OFF KW

More information

PCIextend 174 User s Manual

PCIextend 174 User s Manual PIextend 7 User s Manual Preliminary M6- February Sycard Technology 8-F Miraloma Way Sunnyvale, 98 (8) 79- (8) 79- FX PIextend 7 User s Manual Page. Introduction Sycard Technology's PIextend 7 PI extender

More information

1K21 LED GR N +33V 604R VR? 1K0 -33V -33V 0R0 MUTE SWTH? JA? T1 T2 RL? +33V 100R A17 CB? 1N N RB? 2K0 QBI? OU T JE182 4K75 RB? 1N914 D?

1K21 LED GR N +33V 604R VR? 1K0 -33V -33V 0R0 MUTE SWTH? JA? T1 T2 RL? +33V 100R A17 CB? 1N N RB? 2K0 QBI? OU T JE182 4K75 RB? 1N914 D? L P.O. O X 0, N L R. PROROUH, ONRIO N KJ Y PHO N (0) FX (0) 0 WWW.RYSON. ate : Size : 000 File : OVRLL SHMI.Schoc Sheet : 0 of 0 Rev : rawn : 0.0 0K K 0K K 0K0 0K0 0K0 0K0 0K0 00K R K0 R K 0R??? 00N M?

More information

2.5V 1.2V / 1.5V CORE 3.3V I/O MOUNTING HOLES GROUND TESTPOINTS +5.0V DC IN. SoC Solutions FB2 R K C12 15 PF FERRITE_BEAD C14 C C13 2.

2.5V 1.2V / 1.5V CORE 3.3V I/O MOUNTING HOLES GROUND TESTPOINTS +5.0V DC IN. SoC Solutions FB2 R K C12 15 PF FERRITE_BEAD C14 C C13 2. +.0V IN J PJ-0 _ONN VUS JP JUMPERT VUS_FP 00 F FERRITE_E..V U TPS0 GN F TGN PF R.K % VP. R K %.V /.V ORE.V I/O U TPS0 JP VP JP HR VP_GL U TPS0 R.K LM0EM -. JP HR VORE_GL VORE. GN F TGN 0 PF R.K % R K %.

More information

YROTATE-IT-RX23T YROTATE-IT-RX23T_3-10.SCH YROTATE-IT-RX23T YROTATE-IT-RX23T_9-10.SCH. Date APR, 29, 2015 Sheet.0 OF

YROTATE-IT-RX23T YROTATE-IT-RX23T_3-10.SCH YROTATE-IT-RX23T YROTATE-IT-RX23T_9-10.SCH. Date APR, 29, 2015 Sheet.0 OF YROTTE-IT-RXT YROTTE-IT-RXT_-0.H YROTTE-IT-RXT YROTTE-IT-RXT_-0.H YROTTE-IT-RXT YROTTE-IT-RXT_-0.H YROTTE-IT-RXT YROTTE-IT-RXT_-0.H YROTTE-IT-RXT YROTTE-IT-RXT_-0.H YROTTE-IT-RXT YROTTE-IT-RXT_-0.H YROTTE-IT-RXT

More information

Changed in Rev.3. Title. Revision: Size: A4 Number:

Changed in Rev.3. Title. Revision: Size: A4 Number: ontent:. R Memory. Nand Flash, I, SPI Memory, S card. Ethernet M. Ethernet Phy 0. Ethernet Phy. RS-, ebug RS-, User leds, Relay leds. N0, N, External RT. US, US power switch. L onnector, Expansion onnector,

More information

DISPLAY 1 DISPLAY 2 a. a b. a f. a f. b g. c d. c d. 16 x 2 HD44780 BASED ALPHANUMERIC DISPLAY LCD 16 X 2

DISPLAY 1 DISPLAY 2 a. a b. a f. a f. b g. c d. c d. 16 x 2 HD44780 BASED ALPHANUMERIC DISPLAY LCD 16 X 2 SEGMENT LE ISPLY R MUX MUX MUX MUX R nf SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ U R xt P P P P P P P P MX MX ss SL S P P P P P P P P nf S SEG_SL SEG_S SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_I_SL_

More information

Power. Video out. LGDC Subsystem

Power. Video out. LGDC Subsystem Power LE_UX# LG Evaluation System: Mainboard Revision: P Reference I: 00 # Video out LG Subsystem _N[..0] SM[..0] I[..0] LE_UX# _N[..0] SM[..0] I[..0] LE_UX# _N[..0] SM[..0] I/O ISP_LK I[..0] ISP_[..0]

More information

LO_TX LO_TX MIXER_OUT MIXER_OUT VCC5V VCC5V VCC3V3 VCC3V3 VCC5V_TX VCC5V_TX VCC5V VCC5V VCC12V_TX VCC12V_TX VCC3V3 VCC3V3 AGND

LO_TX LO_TX MIXER_OUT MIXER_OUT VCC5V VCC5V VCC3V3 VCC3V3 VCC5V_TX VCC5V_TX VCC5V VCC5V VCC12V_TX VCC12V_TX VCC3V3 VCC3V3 AGND R White R Red _TX_Q_P J 0-0 0 _TX_I_P _TX_I_N _TX_Q_P _TX_Q_N L _TX_I_P _TX_I_N.R -d ttenuator.r.r 00pF_0V JP SM _TX_Q_P _TX_Q_N _TX_Q_P _TX_Q_N GN VV VV VV_TX VV VV VV_TX Modulator L L PowerSupply J POWER

More information

Carrier Board Design Guide

Carrier Board Design Guide arrier oard esign Guide for OM Express Modules (OM.0 R.0) 0.0-000-00 opyright opyright 0-0 VI Technologies Incorporated. ll rights reserved. No part of this document may be reproduced, transmitted, transcribed,

More information

Sirius-Rx-232. Sirius-Tx-232. SIRIUS-Rx. STATUS Prog RC-5. SIRIUS-Rx. Prog RCA-5 DAB-SDA DAB-SCL STAYUS AM-SMETER POWER-ON POWER-ON CE-PLL

Sirius-Rx-232. Sirius-Tx-232. SIRIUS-Rx. STATUS Prog RC-5. SIRIUS-Rx. Prog RCA-5 DAB-SDA DAB-SCL STAYUS AM-SMETER POWER-ON POWER-ON CE-PLL UIO-OUT& U&.SH Sirius-Tx- +V-SY Sirius-Rx- -S -SL - S MU MU.SH M&M M&M.SH M ST M-SMETER E-PLL +V- +V- T-IN T-IN T-LK +V-STY +V-STY T-OUT ate: -Sep-00 Sheet of ile: :\aa\t. rawn y: RS-Tx RS-Rx R- STYUS

More information

A[0..14] A[0..15] D[0..7] A[0..15] D[0..7] D[0..7] R/W I/O Phi0 MAP R/W R/W. I/O Phi0 MAP. Phi0 MAP. ROMDIS Phi2. ROMDIS Phi2. Id: 1/

A[0..14] A[0..15] D[0..7] A[0..15] D[0..7] D[0..7] R/W I/O Phi0 MAP R/W R/W. I/O Phi0 MAP. Phi0 MAP. ROMDIS Phi2. ROMDIS Phi2. Id: 1/ Power power.sch udio SOUN_OUT audio.sch Phi P[0..] P[0..] Phi P[0..] P[0..] PU Phi P[0..] P[0..] [0..] [0..] I/O MP ROMIS Phi [0..] [0..] I/O MP ROMIS Phi UL [0..] [0..] VI_S MP ula.sch LUE RE SYN M[0..]

More information

CAN 1 CAN 2. CoiNel Technology Solutions LLP GND GND GND GND GND GND J1 JUMPER J2 JUMPER. 100nF. 100nF R2 120 R1 120 VDD 3 CAN1_H CAN2_H

CAN 1 CAN 2. CoiNel Technology Solutions LLP GND GND GND GND GND GND J1 JUMPER J2 JUMPER. 100nF. 100nF R2 120 R1 120 VDD 3 CAN1_H CAN2_H V N N V N_TX N_TX U TX V 00nF N_H R 0 J JUMPER N_H N_TX N_TX U TX V 00nF N_H R 0 J JUMPER N_H N_RX N_RX V NP R RX Vref VSS N_L Rs 0K MP R N_H N_L N_L J ON N_RX N_RX V NP R RX Vref VSS N_L Rs 0K MP R N_H

More information

+12V R17 100K +12V R18 100K R19 100K R20 100K AVPP BVPP. C21 0.1uF. C20 0.1uF NOTES:

+12V R17 100K +12V R18 100K R19 100K R20 100K AVPP BVPP. C21 0.1uF. C20 0.1uF NOTES: +V +V R 00K U S S G G SI.V +V V _VPPEN _VPPEN0 _VEN _VEN0 _VPPEN _VPPEN0 _VEN _VEN0 R 00K R 00K + 0uF _VPPEN _VPPEN0 _VEN _VEN0 _VPPEN _VPPEN0 _VEN _VEN0 V U VIN VPPIN VPP0 VPP V0 V VPP0 VPP V0 V SHN 0

More information

P a g e 5 1 of R e p o r t P B 4 / 0 9

P a g e 5 1 of R e p o r t P B 4 / 0 9 P a g e 5 1 of R e p o r t P B 4 / 0 9 J A R T a l s o c o n c l u d e d t h a t a l t h o u g h t h e i n t e n t o f N e l s o n s r e h a b i l i t a t i o n p l a n i s t o e n h a n c e c o n n e

More information

Virtex 5 FF1136 DUT. Single Ended Socket Clocks 2X. Differential SMA MGT Clocks 2X D. Differential SMA Clocks 2X. Upstream Connector.

Virtex 5 FF1136 DUT. Single Ended Socket Clocks 2X. Differential SMA MGT Clocks 2X D. Differential SMA Clocks 2X. Upstream Connector. PGE System Monitor ux PGE System Monitor PGE System ce Upstream PGE Upstream onnector PGE Single Ended Socket locks X PGE ifferential SM locks X PGE ifferential SM MGT locks X PGE - Power us and Switches

More information

SCHEMATIC AD9265 CMOS EVALUATION BOARD REV. DRAWING NO. AD9265CE01A REVISIONS DESCRIPTION JUMPER TABLE RELAY CONTROL CHART A A DE N V C L O

SCHEMATIC AD9265 CMOS EVALUATION BOARD REV. DRAWING NO. AD9265CE01A REVISIONS DESCRIPTION JUMPER TABLE RELAY CONTROL CHART A A DE N V C L O THIS RWING IS THE PROPERTY OF NLOG EVIES IN. IT IS NOT TO E REPROUE OR OPIE, IN WHOLE OR IN PRT, OR USE IN FURNISHING INFORMTION TO OTHERS, OR FOR NY OTHER PURPOSE ETRIMENTL TO THE INTERESTS OF NLOG EVIES.

More information

Stand by & Multi Block

Stand by & Multi Block _NEUTRL LX0S _LIVE 0.,.0mH + 0%, - 0% HOT Stand by & Multi lock TM0S MULTI TRNS(EER) M /KV RM0 M0 K/W(R) /00V M SFF00G(00V/0) 0 M0 M0 UF00 UF00 M UF00 OL M.uF/0V(L0W) QM OL S-GN ZM MMZVTG RM RM 00K(0)F

More information

FREEDOM KE02Z. 1 Title 2 Block Diagram 3 KE02Z MCU. 4 OpenSDA INTERFACE. 5 I/O Headers and Power Supply. Initial Draft 02/01/13

FREEDOM KE02Z. 1 Title 2 Block Diagram 3 KE02Z MCU. 4 OpenSDA INTERFACE. 5 I/O Headers and Power Supply. Initial Draft 02/01/13 Table of ontents Title lock iagram KEZ MU OpenS INTERFE I/O Headers and Power Supply Rev X escription Initial raft Revisions. Remove Motor ontrol onnector J. Remap J, J, J, J pinout. dd one series resister

More information

Revision History. EFR32 Mighty Gecko Dual PHY Radio Board. 2.4 GHz 13dBm / MHz 14 dbm, DCDC to PAVDD. Board Function Page. Rev.

Revision History. EFR32 Mighty Gecko Dual PHY Radio Board. 2.4 GHz 13dBm / MHz 14 dbm, DCDC to PAVDD. Board Function Page. Rev. EFR Mighty Gecko ual PHY Radio oard. GHz dm / 868-9 MHz dm, to PV oard Function Page Title Page History Rev. escription. GHz RF, ntenna & Power 00 Prototype version. SubGHz RF, ntenna & Power EFR, PRO

More information

2 Notes 3 MC9S08LG32CLK 4 Touch Sensors 1 5 Touch Sensors 2 6 Power 7 OSBDM 8 USB COM

2 Notes 3 MC9S08LG32CLK 4 Touch Sensors 1 5 Touch Sensors 2 6 Power 7 OSBDM 8 USB COM Table of ontents Notes MS0LGLK Touch Sensors Touch Sensors Power OSM US OM L Revisions Rev escription X First raft X Replaced, M RN with sigle resistors Updated Power section Swapped LE_ER, with ER, to

More information

Power. I/O Extensions. CPU Extensions. JADE-D Subsystem

Power. I/O Extensions. CPU Extensions. JADE-D Subsystem XXSvideo- Revision: P. Power WI V_ORE_PG WI V_ORE_PG Reference I: 00 # WI PU Extensions HOST_SPI[..0] SPI_0[..0] PU_[..] PU_[..0] MEM_TRL[..0] MEM_RY VIN0_[..0] HOST_SPI[..0] S PI_0[..0] PU_[..] PU_[..0]

More information

XR21B1422/1424 POWER & USB 1.0 Date: Thursday, February 13, 2014

XR21B1422/1424 POWER & USB 1.0 Date: Thursday, February 13, 2014 ON V_US M P GN SH SH US _WURTH_ R ZERO.JTN R US US R n N.K_P.KLTN Q U_, V_N TP SISTETN INRUSH IRUIT x Header_KN n N R ZERO.JTN ZERO.JTN Notes: o not install R if URT Vcc_Reg is connected to V (Vcc_US),.Uf,.V,

More information

THAT Corporation. QSC Digital Cinema Monitor DCM-2/DCM-3 Monitor Board

THAT Corporation. QSC Digital Cinema Monitor DCM-2/DCM-3 Monitor Board anyone without the written permission of THT orporation. escription ate 00 Released // 0 Per EO # /0/ pproved ataports,,, -00.SH VMON & IMON Input Select of -00.SH UNLESS OTHERWISE NOTE: ataports E,F,G,H

More information

A B C D TXD[15:0] TXD10 TXPAR 2.2K R38 RA12 1 RA13 AD10 +3V J98 PHY_INT HSERR R70 PRST TXPAR. ATM Physical Local Bus. Local Bus Interface.

A B C D TXD[15:0] TXD10 TXPAR 2.2K R38 RA12 1 RA13 AD10 +3V J98 PHY_INT HSERR R70 PRST TXPAR. ATM Physical Local Bus. Local Bus Interface. S J TXR0 TXR TXR TXR[:0] TXR TXR LK TX[:0] TX0 TX TX0 TX TX TX TX TX TX TX TX TX TX TX TX TX R 0K R 0K J J0 PIV R 0K TXPR R0. H/E0 H/E H/E TXLV TXSO J J HRST HLK HPERR HGNT HISEL HEVSEL HSTOP HTRY HIRY

More information

MT9V128(SOC356) 63IBGA HB DEMO3 Card

MT9V128(SOC356) 63IBGA HB DEMO3 Card MT9V(SO) IG H MO ard Page escription Page lock iagram Pinout Sensor Power Supply VideoOut_lock_Reset xternal Interface Rev Who ate escription Rev 0.0 jwrede 0/0/0 ase Schematic for ustom esign Rev 0. aralex

More information

3JTech PP TTL/RS232. User s Manual & Programming Guide

3JTech PP TTL/RS232. User s Manual & Programming Guide JTech PP-00 TTL/RS User s Manual & Programming Guide Revision. J Tech o., Ltd. Fu-Hsing N. Rd., F Taipei, Taiwan Tel: +--00 9 info@jtech.com.tw JTech (J Eng.), Inc. E. Valley lvd., Suite ity of Industry,

More information

05 - Adaptacion Puerto Serie RXD_UC R35 0 DTR_UC R36 0 RI_UC Adaptacion Puerto Serie Señalizacion GSM R37 0 INFO_NETLIGHT R38 0

05 - Adaptacion Puerto Serie RXD_UC R35 0 DTR_UC R36 0 RI_UC Adaptacion Puerto Serie Señalizacion GSM R37 0 INFO_NETLIGHT R38 0 0 - limentacion 0 - onector Externo 0 - daptacion Puerto Serie 0 - Modem SIM00 TT_VOLTGE VN_ TX TX_U RX_GSM RX_GSM HRGE_STTUS P. RX RX_U TX_GSM TX_GSM ST_ ST_ P. P. P. P. R 0 R 0 TR_U RI_U TR_GSM TR_GSM

More information

H-LCD700 Service Manual

H-LCD700 Service Manual H-L00 Service Manual FULT ESIPTION: SOUN onfirm the volume isn t in silent mode before check. heck I0 () plug has audio output or not Speaker damaged heck I0 has supply V or not heck power heck I0 () plug

More information