ZR1 Block Diagram PCIE. Yonah / Merom. INTEL Mobile_479 CPU. Page : 3,4. HOST BUS 667/533MHz. Calistoga 945GM / 945PM / 940GML 1466 BGA TVOUT RGB

Size: px
Start display at page:

Download "ZR1 Block Diagram PCIE. Yonah / Merom. INTEL Mobile_479 CPU. Page : 3,4. HOST BUS 667/533MHz. Calistoga 945GM / 945PM / 940GML 1466 BGA TVOUT RGB"

Transcription

1 LOK GEN IS0 Page : V /.V / 0V Page :.V / 0.V / VP Page : NVV /.V Page : PU ORE /.V Page : TTERY HRGER Page : HOST 00/MHz PI-E 00MHz VG MHz US MHz PI MHz REF MHz VPU V S SUS VSUS V V V_S 0.VSUS 0.V VP NVV.V.V V_ORE.V R-SOIMM Page : R-SOIMM Page : H & O Page : ST-H Page : NS K(V) Page : Touchpad Page : Keyboard Page : OKING PS Page : 0 ZR lock iagram hannel R /MHz hannel T /00 ST LP SIO SMS SIO000 Page : 0 OKING OM Page : 0 OKING PRINTER Page : 0 FIR Page : 0 Yonah / Merom INTEL Mobile_ PU Page :, alistoga GM / PM / 0GML G Page : ~ MI I/F IH-M G Page :, HOST US /MHz PIE MINIR Page : TVOUT RG LVS VO PI US US.0 zalia PIE HRONTEL H0 Page : PIe EZ Page : 0 zalia M UIO OE L Page : NVII GM-V G X PKGE S-VIEO Page : 0 RT Page : 0." W LVS Page : 0 VO Page :,0 US0,, SYSTEM US PORT Page : US LUETOOTH Page : Page : Page : ~ US amera Page : VO RJ Page : MP MX Page : OKING Page : 0 GR Page : GR Page : GR Page : GR Page : MP MX0 Page : MRVELL 0-00/G LN RJ E0 / E0 Page : Page : TI PI PI PI Page :, MINI-PI Page : V^ IR^ EV^ IV^ NZ^ EZ^ M^ MP^ S^ P^ FW^ NFW^ R^ TV^ GL^ NL^ T^ EV^ J^ Page: IN MM/S/MS/MS PRO/X Page: PMI TypeII Page: H0 IR nvii UM NO OKING EZ MINI R MINI PI ST PT NO IN S-VIEO GIG LN 0/00 LN LUETOOTH nvii VO MEI KEY M P P/N P P/N J P P/N 0ZRM 0ZRP 0ZR PI ROUTING TLE ISEL INTERRUPT EVIE REQ# / GNT# INT#,INT# MINI PI REQ0# / GNT0# INTE#,INTF#,INTG# TI XX OKING UIO MI LINE IN HP OUT INT SPK PROJET : ZR Quanta omputer Inc. Size ocument Number Rev LOK IGRM ate: Wednesday, March, 00 Sheet of

2 LOK GENERNTOR LK_PIE_LN LK_PIE_LN# LK_PIE_VG LK_PIE_VG# RN./F_PR RN EV^./F_PR L K0HS0 L 0u/.V_ K0HS0 VKGPI.u/V_ 0u/.V_ R /F R.u/V_ R.u/V_._ R p_ p_.u/v_ VKG KG_XIN KG_XOUT SMK SMT VKGREF 0 VKG /F_ 0 LK_EN# STP_PU# STP_PI# SELPS_LK LK_IREF U XIN 0 VPI VPI.0u/V_.0u/V_ GN GN 0u/.V_ Y.MHz.0u/V_ XOUT SMLK SMT VTT_PWRG#/P V.0u/V_ GN PU_STOP# PI/PIE_STOP# GN GN GN TEST_MOE/FS IREF VREF GN VKGPU VPIEX 0 VPIEX VPIEX 0.0u/V_.0u/V_.0u/V_.0u/V_ VPU._, LK_EN# STP_PU# STP_PI# 0u/.V_.0u/V_ V GN IS0GLF REF0 REF/FS/TEST_SEL PULK0 PULK0# PULK PULK# OT_ OT_# FIX/L_SS/PIE0 SS/L_SS#/PIE0# PIE PIE# PIE PIE# PIE PIE# PIE PIE# PIE PIE# PIE PIE# PEREQ#/PIE PEREQ#/PIE# ITPLK/PIE ITPLK#/PIE# STLK STLK# **REQ_SEL/PILK PILK PILK *SELPIE0_L#/PILK ITP_EN/PILK0 *SELL_#/PILK US_/FS *PEREQ# *PEREQ# *PWRSVE# M_REF0 SELPS_LK R_HLK_PU R_HLK_PU# R_HLK_MH R_HLK_MH# R_OT R_OT# R_REFSSLK R_REFSSLK# R_PIE_VG R_PIE_VG# R_PIE_EZ R_PIE_EZ# R_PIE_MINIR R_PIE_MINIR# R_PIE_EZ R_PIE_EZ# R_PIE_LN R_PIE_LN# R_PIE_IH R_PIE_IH# PEREQ# PEREQ# R_MH_GPLL R_MH_GPLL# R_PIE_ST R_PIE_ST# R_PLK_IH R_PLK_SIO R_PLK_MINI R_PLK_PM R_PLK_ SELPS0_LK EZ_LKREQ# MINI_LKREQ# R With SIO, stuff. ohm R _ RN0 RN RN RN RN RN RN RN RN RN _PR _PR EV^_PR M^_PR EZ^_PR _PR RN _PR RN S^_PR R _ R IR^_ R _ R _ R _ R R EZ_LKREQ# 0 MINI_LKREQ# IR^./F_ IV^_PR IV^_PR EZ^_PR _PR./F_./F_ M_SIO M_IH HLK_PU HLK_PU# HLK_MH HLK_MH# OT OT# REFSSLK REFSSLK# LK_PIE_VG LK_PIE_VG# LK_PIE_EZ LK_PIE_EZ# LK_PIE_MINIR LK_PIE_MINIR# LK_PIE_EZ LK_PIE_EZ# LK_PIE_LN LK_PIE_LN# LK_PIE_IH LK_PIE_IH# LK_MH_GPLL LK_MH_GPLL# LK_PIE_ST LK_PIE_ST# PLK_IH PLK_SIO PLK_MINI PLK_PM PLK_ LK_US LK_PM M_SIO 0 M_IH HLK_PU HLK_PU# HLK_MH HLK_MH# OT OT# REFSSLK REFSSLK# LK_PIE_VG LK_PIE_VG# LK_PIE_EZ 0 LK_PIE_EZ# 0 LK_PIE_MINIR LK_PIE_MINIR# LK_PIE_EZ 0 LK_PIE_EZ# 0 LK_PIE_LN LK_PIE_LN# LK_PIE_IH LK_PIE_IH# LK_MH_GPLL LK_MH_GPLL# LK_PIE_ST LK_PIE_ST# PLK_IH PLK_SIO 0 PLK_MINI, PLK_PM PLK_ LK_US LK_PM R R R R0 R.K_.K_.K_.K_.K_ HLK_PU HLK_PU# HLK_MH HLK_MH# LK_PIE_IH LK_PIE_IH# LK_MH_GPLL LK_MH_GPLL# LK_PIE_EZ LK_PIE_EZ# LK_PIE_EZ LK_PIE_EZ# LK_PIE_MINIR RN M^./F_PR LK_PIE_MINIR# nvii : 0 OHM UM :. % OHM OT OT# REFSSLK REFSSLK# LK_PIE_ST LK_PIE_ST# W/O ST : 0 OHM W ST :. % OHM PLK_ PLK_IH PLK_PM PLK_MINI M_IH M_SIO LK_US LK_PM PEREQ# PEREQ# MINI_LKREQ# EZ_LKREQ# R_PLK_ RN./F_PR RN./F_PR RN./F_PR RN./F_PR RN EZ^./F_PR RN EZ^./F_PR RN0./F_PR RN./F_PR RN./F_PR *0p_ *0p_ *0p_ *0p_ *0p_ *0p_ *0p_ *0p_ L / PI SELET 0: L : PI,,0 PT_SM Q0 R0.K_ N00 SMT SMT PEREQ# --> PIE0 & PIE PEREQ# --> PIE & PIE PEREQ# --> PIE & PIE PEREQ# --> PIE & PIE & PIE R R0.K_.K_ R_PLK_IH R_PLK_SIO ITP/SR SELET 0: SR : ITP SELL_# SELET 0: MSS : L LK R.K_,,0 PLK_SM Q N00 SMK SMK FS SETTING FS FS FS PU PIE PI SEL0 R0 K_ VP R *K_ R *K_ R.K_ FS SELPS0_LK MH_SEL0 MH_SEL SEL R0 K_ VP R0 *K_ R0.K_ R0 *K_ FS SELPS_LK STUFF 0 FOR MHz N FOR MHz SEL MH_SEL VP R *K_ R0 R K_ *K_ FS R0 SELPS_LK.K_ FG[,,0] 00=PS 0=PS PROJET : ZR Quanta omputer Inc. Size ocument Number Rev LOK GENERTOR ate: Wednesday, March, 00 Sheet of

3 Width : 0mil Length < 00mil PU MXIM : L0000 GMT G : L0000 degree protection PU ( HOST ) Wednesday, March, 00 Size ocument Number Rev ate: Sheet of H#[..0] MT MLK RR_THERMTRIP# THERM H#[..] TK HI# HSTP# HST# H# H# H# HTRY# IERR# HREQ# H# H# H#0 H# H# H# H# NMI HIT# H# H# HSTN# H# H# THERM H# H# H# PRSLP# HI# H# H#0 H# H# TO RS# RS#0 HITM# XP_RESET# H# H# H# H# H# THERM H# H# HSTN0# H# H#0 H# H# EFER# HREQ0# HSTP# H# H# H# H# H#0 PRI# S# H# HI# SY# H# H# H# H# H# H# H# H# H#0 H# H#0 H# H# H# TI H# H# H#0 H# H# H#0 TRST# TMS PUPWRG H# H# H# H# H# RS# HREQ# HREQ# H# H# H# H# H# H# H# SMI# H#0 H# PURST# H# H# INTR IGNNE# H# HSTN# HLK_PU HLK_PU# H#0 H# H# H# HREQ# H# H# HST0# PUINIT# H# H# H# H# H# 0M# HLOK# NR# HREQ#0 H# H# PUSLP#_N HSTP# HSTN# H# H# PSLP# FERR# H# R_THERMTRIP# PWR# HI0# HSTP0# RY# H# STPLK# H# R_THERMTRIP# PU_PROHOT# PU_PROHOT# PU_N PU_N V_THM MX_OV# KSMLK KSMLK KSMT THERM KSMT MX_L# PREQ# IERR# PURST# TMS TI TO PREQ# XP_RESET# TRST# TK VP VP VP VP UGN Q0 N00 Q N00 R *./F_ HOLE *H-P- HOLE M_HOLE HOLE PU_HOLE R 0_ HOLE *H-P- U0 G V XP XN OVT GN LERT ST SLK R 0K_ HOLE0 *H-P- HOLE EV^VG_HOLE 00p_ Q MMT0 R K_ R _ HOLE *H-P- R 0_ R0 *./F_ R./F_ HOLE *H-P R K_.u/V_ Quanta omputer Inc. PROJET : ZR R _ HOLE *H-P- R./F_ HOLE *Hole R 0_ Q MMT0 HOLE PU_HOLE HOLE *H-P- HOLE PU_HOLE R./F_ R./F_ HOLE *H-P- HOLE *H-P- HOLE *H-P- HOLE0 _HOLE HOLE EV^VG_HOLE HOLE *H-P- R _ HOLE *H-P- HOLE _HOLE HOLE M^M_HOLE Q N00 R 0K_ R 0K_ Q0 MMT0 HOLE *H-P- R./F_ R.K_ HOLE M^M_HOLE HOLE M_HOLE HOLE *H-P- OF YONH/MEROM REQUEST PHSE SIGNLS T PHSE SIGNLS ERROR SIGNLS RITRTION PHSE SIGNLS SNOOP PHSE SIGNLS RESPONSE PHSE SIGNLS P OMPTIILITY SIGNLS IGNOSTI & TEST SIGNLS EXEUTION ONTROL SIGNLS THERML IOE U P_SOKET J L M K M N J N P P L P P R Y U R W U Y U R T T W W Y W Y K H K J L H 0 F G E H G E H G F F G E F E H F G E E K G J J H F K H N K P R L L L M P P P T R L T N V V W U U U W Y Y Y 0 E F E E F F F E F L V H M W G N Y E J M V 0 0 E # # # # # # # 0# # # # # # # # # # 0# # # # # # # # # # 0# # REQ0# REQ# REQ# REQ# REQ# S# IERR# REQ0# PRI# NR# LOK# HIT# HITM# EFER# PM0# PM# TRY# RS0# RS# RS# 0M# FERR# IGNNE# PWRGOO SMI# TO TI TMS TRST# PREQ# PRY# LINT0 LINT STPLK# PSLP# THERM THERM 0# # # # # # # # # # 0# # # # # # # # # # 0# # # # # # # # # # 0# # # # # # # # # # 0# # # # # # # # # # 0# # # # # # # # # # 0# # # # SY# RY# INIT# RESET# LK# LK0 ST0# ST# STN0# STN# STN# STN# STP0# STP# STP# STP# INV0# INV# INV# INV# PM# PM# PROHOT# SLP# TK THERMTRIP# PWR# R# PRSTP# R /F_ R _ R0./F_ T HOLE PU_HOLE H#[..] HST0# HST# HREQ#0 HREQ# HREQ# HREQ# S# HREQ# HREQ0# PRI# NR# HLOK# HIT# HITM# EFER# HTRY# RS#0 RS# RS# 0M# IGNNE# PUPWRG SMI# FERR# INTR NMI STPLK# PSLP# PRSLP#, H#[..0] HSTN0# HSTN# HSTN# HSTP0# HSTP# HSTN# HSTP# HSTP# HI0# HI# HI# HI# SY# RY# HLK_PU# HLK_PU PUINIT# PURST# PWR# MT, MLK, MX_OV# MX_L# _SHT# R# PUSLP#_N IMVP_PWRG,,, PU_PROHOT# IH_PROHOT#

4 GTLREF Width : mil Length < 00mil OMP0 ~ OMP Width : 0mil Length < 00mil PU PITOR HEIGHT:. / 0. mm PU ( POWER ) Wednesday, March, 00 Size ocument Number Rev ate: Sheet of OMP OMP OMP TEST OMP0 TEST GTLREF PU_VI PU_VI PU_VI0 PU_VI PU_VI PU_VI SEL0 SEL SEL PU_VI PSI# VSSSENSE VSENSE VP.V V_ORE VP 0u/.V_ 0u/.V_ 0u/.V_ 0u/.V_ 0 0u/.V_ OF GROUN YONH/MEROM U P_SOKET E E E E E E E E E F F F F F F F F F G G G G H H H H J J J J K K K K L L L L M M M M N N N N P P P P R R R R T T T T U U U U V V V V W W W W Y Y Y Y E E E E E E E E E F F F F F F F F F GN000 GN00 GN00 GN00 GN00 GN00 GN00 GN00 GN00 GN00 GN00 GN0 GN0 GN0 GN0 GN0 GN0 GN0 GN0 GN0 GN00 GN0 GN0 GN0 GN0 GN0 GN0 GN0 GN0 GN0 GN00 GN0 GN0 GN0 GN0 GN0 GN0 GN0 GN0 GN0 GN00 GN0 GN0 GN0 GN0 GN0 GN0 GN0 GN0 GN0 GN00 GN0 GN0 GN0 GN0 GN0 GN0 GN0 GN0 GN0 GN00 GN0 GN0 GN0 GN0 GN0 GN0 GN0 GN0 GN0 GN00 GN0 GN0 GN0 GN0 GN0 GN0 GN0 GN0 GN0 GN00 GN0 GN0 GN0 GN0 GN0 GN0 GN0 GN0 GN0 GN00 GN0 GN0 GN0 GN0 GN0 GN0 GN0 GN0 GN0 GN00 GN0 GN0 GN0 GN0 GN0 GN0 GN0 GN0 GN0 GN0 GN GN GN GN GN GN GN GN GN GN0 GN GN GN GN GN GN GN GN GN GN0 GN GN GN GN GN GN GN GN GN GN0 GN GN GN GN GN GN GN GN GN GN0 GN GN GN GN GN GN GN GN GN GN0 GN R0 K/F_ 0u/.V_.u/V_ 0.u/V_ 00.u/V_ R0 K/F_.u/V_ 0u/.V_ 0.u/V_ 0u/.V_ 0u/.V_.u/V_ 0 0u/.V_ 0u/.V_ 0 0u/.V_ 0u/.V_ 0u/.V_ R /F_.0u/V_ 0u/.V_ R *K/F_ 0u/.V_ OF POWER, RESERVE SIGNLS YONH / MEROM U P_SOKET R U U V E E E0 E E E E E E0 F F F0 F F F F F F E E0 E E E E E E0 F F0 F F F F F F0 V G J K M J K M N N R R T T V W M N T V T F F E F E F E F E F E V OMP0 OMP OMP OMP GTLREF0 TEST TEST V00 V0 V0 V0 V0 V0 V0 V0 V0 V0 V0 V V V V V V V V V V0 V V V V V V V V V V0 V V V V V V V V V V0 V V V V V V V V V V0 V V V V V V V V V V0 V V V V V V V V V V0 V V V V V V V V V V0 V V V V V V V V V V0 V V V V V V V V V VP00 VP0 VP0 VP0 VP0 VP0 VP0 VP0 VP0 VP0 VP0 VP VP VP VP VP RSV00 RSV0 RSV0 RSV0 RSV0 RSV0 RSV0 RSV0 RSV0 RSV0 RSV0 RSV RSV RSV RSV RSV RSV RSV RSV RSV SEL0 SEL SEL PSI# VI0 VI VI VI VI VI VI VSENSE VSSSENSE 0u/.V_ 0 0u/.V_ R./F_ Quanta omputer Inc. PROJET : ZR 0u/.V_ R0./F_ 0u/.V_ R./F_ R00./F_ 0u/.V_ 0u/.V_ 0u/.V_ 0u/.V_ 0 0u/.V_ 0u/.V_ 0u/.V_ 0 0u/.V_ 0u/.V_ PU_VI PU_VI0 PU_VI PU_VI PU_VI PU_VI SEL0 SEL SEL PU_VI PSI# VSENSE VSSSENSE

5 N_GM/PM/0GML H#[..0] HLK_MH HLK_MH# HXSOMP HYSOMP HXROMP HYROMP W: 0 mil / S: 0 mil VP W: 0 mil / S: 0 mil R /F_ HXSWING R 00/F_ H#[..0] HLK_MH HLK_MH# H#0 H# H# H# H# H# H# H# H# H# H#0 H# H# H# H# H# H# H# H# H# H#0 H# H# H# H# H# H# H# H# H# H#0 H# H# H# H# H# H# H# H# H# H#0 H# H# H# H# H# H# H# H# H# H#0 H# H# H# H# H# H# H# H# H# H#0 H# H# H# HXROMP HXSOMP HXSWING HYROMP HYSOMP HYSWING VP EXTTS#0 R./F_ EXTTS# R 0K_ R R R.u/V_./F_./F_./F_ F J H J H K G G K K K J H J K G T0 W T U U U T W T T T W U T W T W W Y Y W Y0 W 0 Y 0 E E E Y U W G G U0 H_#_0 H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_0 H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_0 H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_0 H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_0 H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_0 H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_0 H_#_ H_#_ H_#_ H_XROMP H_XSOMP H_XSWING H_YROMP H_YSOMP H_YSWING H_LKIN H_LKIN# alistoga_gm M_ROMPN M_ROMPP Width : 0mil Length < 00mil HOST R H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_0 H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_0 H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_0 H_#_ H_S# H_ST#_0 H_ST#_ H_VREF_0 H_NR# H_PRI# H_REQ#0 H E G F G F H J G J H J F E G F E J F H_PURST# H_SY# H_EFER# H_PWR# J H_RY# H H_VREF_ K H_INV#_0 H_INV#_ H_INV#_ H_INV#_ H_STN#_0 H_STN#_ H_STN#_ H_STN#_ H_STP#_0 H_STP#_ H_STP#_ H_STP#_ 0./F_ H_HIT# H_HITM# H_LOK# H_REQ#_0 H_REQ#_ H_REQ#_ H_REQ#_ H_REQ#_ H_RS#_0 H_RS#_ H_RS#_ H_SLPPU# H_TRY# J W U 0 K T Y K T G F E E E H# H# H# H# H# H# H# H#0 H# H# H# H# H# H# H# H# H# H#0 H# H# H# H# H# H# H# H# H# H#0 H# S# HST0# HST# HVREF NR# PRI# HREQ0# PURST# SY# EFER# PWR# RY# HVREF HI0# HI# HI# HI# HSTN0# HSTN# HSTN# HSTN# HSTP0# HSTP# HSTP# HSTP# HIT# HITM# HLOK# HREQ#0 HREQ# HREQ# HREQ# HREQ# RS#0 RS# RS# PUSLP#_N HTRY# H#[..].MH_FG_ : Low = MI X, High=MIX.MH_FG_ : Low = Moby ick, High = alistoga (efault).mh_fg_ : Low = RSV, High = Mobile PU.MH_FG_ PI Exp Graphics Lane: Low =Reverse lane,high=normal.mh_fg_0 Host PLL V Select: Low=, High=Mobility.MH_FG_: PS x Enable : Low=Rsvd, High=alistoga..MH_FG_ FS ynmic OT: Low = ynamic OT isabled, High= ynamic OT Enabled. LK_SRM0 LK_SRM LK_SRM LK_SRM LK_SRM0# LK_SRM# LK_SRM# LK_SRM# SM_KE0 SM_KE SM_KE SM_KE GMH Strap pin VP VP.MH_FG_ V Select: LOW=.0V, High=.V W: 0 mil /.MH_FG_ MI LNE Reversal:Low=Normal,High=LNES Reversed. S: 0 mil HVREF Width : 0mil 0.MH_FG_0 PIE ackward interpoerability mode: Low= R R only SVO or PIE x is operational (defaults), Length < High=SVO and PIE x are operation /F_ 00/F_ 00mil simultaneously via the PEG port. FG R *.K_ HYSWING HVREF R 00/F_.u/V_ R R 0K_ 0./F_ R0 00/F_.u/V_ H#[..] S# HST0# HST# NR# PRI# HREQ0# PURST# SY# EFER# PWR# RY# HI0# HI# HI# HI# HSTN0# HSTN# HSTN# HSTN# HSTP0# HSTP# HSTP# HSTP# HIT# HITM# HLOK# HREQ#0 HREQ# HREQ# HREQ# HREQ# RS#0 RS# RS# PUSLP#_N HTRY# LK_SRM0 LK_SRM LK_SRM LK_SRM LK_SRM0# LK_SRM# LK_SRM# LK_SRM# SM_KE0 SM_KE SM_KE SM_KE SM_S0# SM_S# SM_S# SM_S# SM_OT0 SM_OT SM_OT SM_OT 0.VSUS LK_MH_GPLL# LK_MH_GPLL OT# OT REFSSLK# REFSSLK MI_TXN0 MI_TXN MI_TXN MI_TXN MI_TXP0 MI_TXP MI_TXP MI_TXP MI_RXN0 MI_RXN MI_RXN MI_RXN MI_RXP0 MI_RXP MI_RXP MI_RXP SM_S0# SM_S# SM_S# SM_S# SM_OT0 SM_OT SM_OT SM_OT M_ROMPN M_ROMPP LK_MH_GPLL# LK_MH_GPLL OT# OT REFSSLK# REFSSLK MI_TXN0 MI_TXN MI_TXN MI_TXN MI_TXP0 MI_TXP MI_TXP MI_TXP MI_RXN0 MI_RXN MI_RXN MI_RXN MI_RXP0 MI_RXP MI_RXP MI_RXP Y R W W0 W T Y Y0 U0 T0 Y W W Y W L0 F0 Y0 U V T K K E F G H E F G E F G H E F G U0 SM_K_0 SM_K_ SM_K_ SM_K_ SM_K#_0 SM_K#_ SM_K#_ SM_K#_ SM_KE_0 SM_KE_ SM_KE_ SM_KE_ SM_S#_0 SM_S#_ SM_S#_ SM_S#_ SM_OOMP_0 SM_OOMP_ SM_OT_0 SM_OT_ SM_OT_ SM_OT_ SM_ROMP# SM_ROMP SM_VREF_0 SM_VREF_ F G_LKIN# G G_LKIN _REFLKIN# _REFLKIN 0 _REFSSLKIN# _REFSSLKIN MI_RXN_0 MI_RXN_ MI_RXN_ MI_RXN_ MI_RXP_0 MI_RXP_ MI_RXP_ MI_RXP_ MI_TXN_0 MI_TXN_ MI_TXN_ MI_TXN_ MI_TXP_0 MI_TXP_ MI_TXP_ MI_TXP_ alistoga_gm MH_SEL0 MH_SEL MH_SEL FG FG R MUXING LK MI FG FG0 FG RSV PM MIS N R0 R R0 R RSV_0 H RSV_ RSV_ RSV_ T R F RSV_ F RSV_ RSV_ G F RSV_ H RSV_ J RSV_ K0 RSV_0 J RSV_ RSV_ RSV_ RSV_ RSV_ FG_ FG_ FG_ FG_0 *.K_ *K_ FG_0 FG_ FG_ FG_ FG_ FG_ FG_ FG_ FG_ FG_ FG_0 FG_ FG_ FG_ FG_ FG_ FG_ PM_MUSY# PM_EXTTS#_0 PM_EXTTS#_ PM_THRMTRIP# PWROK RSTIN# N0 N N N N N N N N N N0 N N N N N N N N K K J F E F E G E G K H G H J K J G F H G H H SVO_TRLLK H SVO_TRLT H LT_RESET# K *.K_ *K_ 0 Y Y W W 0 MH_SEL0 MH_SEL MH_SEL FG FG FG FG FG0 PM_MUSY# EXTTS#0 EXTTS# THERMTRIP# IMVP_PWRG RSTIN#_MH SVO_TRLLK SVO_TRLT MH_SYN# MH_SEL0 MH_SEL MH_SEL R 00/F_ FG[,,0] 00=PS 0=PS ate: Wednesday, March, 00 Sheet of PM_MUSY# EXTTS#0 EXTTS# THERMTRIP# IMVP_PWRG,,, PLTRST#_MH SVO_TRLLK SVO_TRLT MH_SYN# JSLZ0T-->GM JSLZ0T-->PM JSLZ0T-->0GML PROJET : ZR Quanta omputer Inc. Size ocument Number Rev GMH ( HOST / MI )

6 N_GM/PM/0GML 0.u apacitors place at first / of trace LOSE NORTH RIGE VO_H0 Intel REV:.0 delete Signal ross Moat GMH ( VG ) Wednesday, March, 00 Size ocument Number Rev ate: Sheet of EXP OMP INT_LON INT_L_EILK INT_L_EIT LIG INT_L_ON INT_LVS_TXLK- INT_LVS_TXLK INT_LVS_TXL0- INT_LVS_TXL- INT_LVS_TXL- INT_LVS_TXL0 INT_LVS_TXL INT_LVS_TXL TV_REFSET INT_VG_RE INT_VG_LU INT_VG_GRN INT_RTT INT_RTLK INT_RTVSYN INT_RTHSYN REFSET LIG TV_REFSET REFSET INT_L_LKTL INT_L_LKTL INT_L_LKTL INT_L_LKTL GMHEXP_TXP0 GMHEXP_TXN GMHEXP_TXN GMHEXP_TXP GMHEXP_TXP GMHEXP_TXN GMHEXP_TXN GMHEXP_TXN GMHEXP_TXP GMHEXP_TXP GMHEXP_TXN0 GMHEXP_TXP GMHEXP_TXN GMHEXP_TXP0 GMHEXP_TXN GMHEXP_TXN GMHEXP_TXP GMHEXP_TXN GMHEXP_TXN GMHEXP_TXP GMHEXP_TXP GMHEXP_TXN GMHEXP_TXP GMHEXP_TXP GMHEXP_TXP GMHEXP_TXN0 GMHEXP_TXN GMHEXP_TXP0 GMHEXP_TXP GMHEXP_TXN0 GMHEXP_TXP GMHEXP_TXP0 GMHEXP_TXP GMHEXP_TXN GMHEXP_TXN GMHEXP_TXP GMHEXP_TXP GMHEXP_TXP GMHEXP_TXP GMHEXP_TXN GMHEXP_TXP GMHEXP_TXN GMHEXP_TXP GMHEXP_TXP GMHEXP_TXN GMHEXP_TXP GMHEXP_TXN GMHEXP_TXP GMHEXP_TXP GMHEXP_TXP GMHEXP_TXN GMHEXP_TXN GMHEXP_TXN GMHEXP_TXP GMHEXP_TXN GMHEXP_TXP GMHEXP_TXN GMHEXP_TXN GMHEXP_TXN0 GMHEXP_TXN GMHEXP_TXN GMHEXP_TXP GMHEXP_TXN GMHEXP_TXN LVS_TXL- LVS_TXL LVS_TXL- INT_LVS_TXL- INT_LVS_TXLK- INT_LVS_TXL INT_L_ON INT_RTHSYN INT_L_EIT LVS_TXL0- INT_VG_RE INT_RTT INT_L_EILK INT_LVS_TXL- INT_VG_LU INT_LON L_EILK INT_VG_GRN INT_LVS_TXLK INT_RTLK INT_LVS_TXL L_EIT INT_LVS_TXL0- LVS_TXL L_ON LVS_TXL0 LVS_TXLK INT_RTVSYN LON LVS_TXLK- INT_LVS_TXL0 SVO_LK- PLTRST# 0_VI_LK INT- 0_VI_LK- SVO_G- 0_VI_TX- SVO_TRLT VI_S SVO_TRLLK SVO_- INT 0_VI_TX SVO_R- VI_S SVO_LK 0_VI_TX- SVO_ SVO_R 0_VI_TX SVO_G 0_VI_TX0-0_VI_TX0 SVO_TRLLK SVO_TRLT VI_VSWING VI_V VI_V_PLL VI_V VI_TV GMHEXP_TXP0 GMHEXP_TXN0 GMHEXP_TXN GMHEXP_TXP GMHEXP_TXP GMHEXP_TXN GMHEXP_TXP GMHEXP_TXN GMHEXP_RXN GMHEXP_RXP GMHEXP_RXP GMHEXP_RXN GMHEXP_RXP GMHEXP_RXN GMHEXP_RXN GMHEXP_RXN GMHEXP_RXN GMHEXP_RXN0 GMHEXP_RXP GMHEXP_RXN GMHEXP_RXP GMHEXP_RXN GMHEXP_RXP GMHEXP_RXP GMHEXP_RXP GMHEXP_RXN GMHEXP_RXP GMHEXP_RXP0 GMHEXP_RXN GMHEXP_RXP GMHEXP_RXP GMHEXP_RXP GMHEXP_RXN GMHEXP_RXN GMHEXP_RXP GMHEXP_RXP0 GMHEXP_RXN0 GMHEXP_RXN GMHEXP_RXP GMHEXP_RXN GMHEXP_RXN GMHEXP_RXP 0_TMS_LK 0_TMS_T INT_LVS_TXUK INT_LVS_TXUK- INT_LVS_TXU- INT_LVS_TXU INT_LVS_TXU0- INT_LVS_TXU INT_LVS_TXU0 INT_LVS_TXU- INT_TV_/R INT_VG_RE INT_TV_Y/G INT_VG_LU INT_VG_GRN INT_TV_OMP INT_TV_Y/G INT_TV_OMP INT_TV_/R INT_TV_/R INT_TV_Y/G INT_TV_OMP LVS_TXU0 LVS_TXUK- LVS_TXU0- INT_LVS_TXU LVS_TXU LVS_TXU- INT_LVS_TXU LVS_TXU INT_LVS_TXUK- INT_LVS_TXUK INT_LVS_TXU- INT_LVS_TXU0- INT_LVS_TXU- LVS_TXUK INT_LVS_TXU0 LVS_TXU- TMS_HP.V_PIE.V.V.V.V VP VP VP.V.V.u/V_ V^0u/.V_ EV^.u/V_ V^.u/V_ R IV^0/F_ RN IV^0_PR V^.u/V_ V^.u/V_ R IV^TV^0_ R IV^0/F_ V^.u/V_ R IV^0K_ EV^.u/V_ EV^.u/V_ V^.u/V_ 00 EV^.u/V_ RN IV^0_PR V^.u/V_ 00 RN IV^0_PR EV^.u/V_.u/V_ 0 V^.u/V_ RN V^0_PR EV^.u/V_ EV^.u/V_ EV^.u/V_ V^.u/V_ EV^.u/V_.u/V_ R *.K/F_ RN IV^0_PR EV^.u/V_ L0 V^LI00R 0. R IV^0K_ V^.u/V_ EV^.u/V_ V^u/0V_ R IV^0_ R IV^TV^0/F_ EV^.u/V_ L V^LI00R 0. V^.u/V_ R.K/F_ V^.u/V_ 0 V^.u/V_ RN V^0_PR Quanta omputer Inc. PROJET : ZR RN IV^0_PR EV^.u/V_ EV^.u/V_ 0 EV^.u/V_ R IV^0_ R V^.K_ EV^.u/V_.u/V_.u/V_ R./F_ V^.u/V_ EV^.u/V_ R0 V^.K_ R IV^TV^0/F_ RN IV^0_PR V^.u/V_ V^.u/V_ R V^.K/F_ RN IV^0_PR EV^.u/V_ 0 R V^0K_ EV^.u/V_ EV^.u/V_ R /F_ EV^.u/V_ 0 RN V^0_PR U V^H V_PLL RESET* S SP SP GN_PLL GN S_PROM S_PROM S_ S_ V V RSV SN SVO_INT- SVO_INT GN GN HPET V PROM PROM VSWING V SVO_LK- SVO_LK GN SVO_- SVO_ V SVO_G- SVO_G GN SVO_R- SVO_R TL* TL TV T0* T0 TGN T* T TV T* T TGN GN_P GN_P GN_P GN_P GN_P GN_P GN_P GN_P GN_P GN_P0 R *00K_ V^0u/.V_ 00 EV^.u/V_ R IV^TV^0/F_ EV^.u/V_ EV^.u/V_ L0 V^LI00R 0..u/V_ V^.u/V_ LVS PI-EXPRESS GRPHIS TV VG U0 alistoga_gm 0 F G H J L M N P R T V W Y F G H J L M N P R T V W Y F G0 H J0 L M0 N P0 R T0 V W0 Y 0 0 F0 G H0 J L0 M N0 P R0 T V0 W Y0 0 J0 H0 H G G F E E G0 0 F F0 F J0 E G J H EXP OMPI EXP OMPO EXP RXN_0 EXP RXN_ EXP RXN_ EXP RXN_ EXP RXN_ EXP RXN_ EXP RXN_ EXP RXN_ EXP RXN_ EXP RXN_ EXP RXN_0 EXP RXN_ EXP RXN_ EXP RXN_ EXP RXN_ EXP RXN_ EXP RXP_0 EXP RXP_ EXP RXP_ EXP RXP_ EXP RXP_ EXP RXP_ EXP RXP_ EXP RXP_ EXP RXP_ EXP RXP_ EXP RXP_0 EXP RXP_ EXP RXP_ EXP RXP_ EXP RXP_ EXP RXP_ EXP TXN_0 EXP TXN_ EXP TXN_ EXP TXN_ EXP TXN_ EXP TXN_ EXP TXN_ EXP TXN_ EXP TXN_ EXP TXN_ EXP TXN_0 EXP TXN_ EXP TXN_ EXP TXN_ EXP TXN_ EXP TXN_ EXP TXP_0 EXP TXP_ EXP TXP_ EXP TXP_ EXP TXP_ EXP TXP_ EXP TXP_ EXP TXP_ EXP TXP_ EXP TXP_ EXP TXP_0 EXP TXP_ EXP TXP_ EXP TXP_ EXP TXP_ EXP TXP_ L_KLTEN L_LKTL L_LKTL L LK L T L_IG L_VG L_VEN L_VREFH L_VREFL L_LK# L_LK L_T#_0 L_T#_ L_T#_ L_T_0 L_T_ L_T_ L_LK# L_LK L_T#_0 L_T#_ L_T#_ L_T_0 L_T_ L_T_ L_KLTTL TV OUT TV OUT TV OUT TV_IREF TV_IRTN TV_IRTN TV_IRTN RT_LUE RT_LUE# RT LK RT T RT_GREEN RT_GREEN# RT_HSYN RT_IREF RT_RE RT_RE# RT_VSYN.u/V_ EV^.u/V_ RN IV^0_PR EV^.u/V_ EV^.u/V_ R IV^TV^0_ V^.u/V_ 00 R0 IV^0_.u/V_.u/V_ V^0u/.V_ 000 RN0 V^0_PR R IV^0/F_ EV^.u/V_ RN IV^0_PR EV^.u/V_ L00 V^LI00R 0. RN IV^0_PR V^.u/V_ EV^.u/V_ R IV^TV^0_ R IV^0_ EV^.u/V_ RN IV^0_PR R IV^0_ RN V^0_PR EV^.u/V_ GMHEXP_RXN[0..] GMHEXP_TXP[0..] GMHEXP_TXN[0..] GMHEXP_RXP[0..] LVS_TXLK 0, LVS_TXLK- 0, VG_LU 0, LVS_TXL0-0, VG_GRN 0, VG_RE 0, RTVSYN 0, LVS_TXL- 0, RTT 0, RTLK 0, LVS_TXL- 0, LVS_TXL0 0, L_EIT 0, L_EILK 0, RTHSYN 0, LVS_TXL 0, LON 0, L_ON 0, LVS_TXL 0, VI_TX 0, VI_TX0 0, VI_LK- 0, VI_TX- 0, VI_TX0-0, VI_TX- 0, VI_LK 0, TMS_LK 0, TMS_T 0, VI_TX 0, PLTRST#,,,,,0, SVO_TRLLK SVO_TRLT TV_/R 0, TV_OMP 0, TV_Y/G 0, LVS_TXU 0, LVS_TXU 0, LVS_TXU- 0, LVS_TXU0 0, LVS_TXU- 0, LVS_TXU0-0, LVS_TXUK 0, LVS_TXUK- 0, TMS_HP 0,

7 N_GM/PM/0GML GMH ( MEMORY ) Wednesday, March, 00 Size ocument Number Rev ate: Sheet of SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M0 SM_M SM_M SM_M SM_QS0 SM_QS# SM_QS SM_QS# SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_QS SM_QS# SM_QS# SM_0 SM_M SM_QS# SM_M[..0] SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M0 SM_QS# SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_QS0# SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_QS# SM_M SM_M SM_M SM_M SM_M0 SM_M SM_M SM_M0 SM_M SM_M SM_M SM_M[..0] SM_0 SM_QS SM_QS0# SM_WE# SM_ SM_ SM_QS# SM_WE# SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M[..0] SM_M SM_QS# SM_M SM_M SM_M SM_M SM_M SM_M0 SM_M SM_M SM_M0 SM_M SM_M SM_M0 SM_M SM_M SM_M SM_M SM_QS SM_M0 SM_M SM_M SM_M SM_M SM_M0 SM_M0 SM_ SM_ SM_QS# SM_RS# SM_QS SM_M SM_M SM_M0 SM_M SM_M SM_M SM_M SM_QS SM_QS SM_QS SM_QS SM_QS# SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M0 SM_M SM_M SM_M SM_QS SM_M[..0] SM_M SM_M SM_M SM_M SM_M0 SM_M SM_M SM_M SM_M0 SM_QS SM_QS# SM_S# SM_QS SM_QS SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_QS# SM_M0 SM_QS0 SM_QS SM_QS# SM_S# SM_M SM_M0 SM_M SM_M SM_M SM_M SM_M0 SM_M SM_M SM_M0 SM_M SM_M SM_M SM_RS# SM_M SM_M SM_M SM_M SM_M0 SM_M SM_M SM_M0 R SYSTEM MEMORY U0E alistoga_gm K J P R J K N P T0 V U V P R0 W Y V R P U P P Y T U U W V W M L P N N M P L J H0 J N0 K H K0 J 0 W0 W Y0 Y W Y V R K K T K J J T V Y R K R T L H N M T U R R R0 R N M0 U T P P T0 T P Y W Y R T T U V V W V Y R U K K R S_Q0 S_Q S_Q S_Q S_Q S_Q S_Q S_Q S_Q S_Q S_Q0 S_Q S_Q S_Q S_Q S_Q S_Q S_Q S_Q S_Q S_Q0 S_Q S_Q S_Q S_Q S_Q S_Q S_Q S_Q S_Q S_Q0 S_Q S_Q S_Q S_Q S_Q S_Q S_Q S_Q S_Q S_Q0 S_Q S_Q S_Q S_Q S_Q S_Q S_Q S_Q S_Q S_Q0 S_Q S_Q S_Q S_Q S_Q S_Q S_Q S_Q S_Q S_Q0 S_Q S_Q S_Q S_S_0 S_S_ S_S_ S_S# S_M_0 S_M_ S_M_ S_M_ S_M_ S_M_ S_M_ S_M_ S_QS_0 S_QS_ S_QS_ S_QS_ S_QS_ S_QS_ S_QS_ S_QS_ S_QS#_0 S_QS#_ S_QS#_ S_QS#_ S_QS#_ S_QS#_ S_QS#_ S_QS#_ S_M_0 S_M_ S_M_ S_M_ S_M_ S_M_ S_M_ S_M_ S_M_ S_M_ S_M_0 S_M_ S_M_ S_M_ S_RS# S_RVENIN# S_RVENOUT# S_WE# R SYSTEM MEMORY U0 alistoga_gm J J M M J K J H N P R P N M M N K L M N K L M P P L P N0 L P P0 T R R P P T T L L K N K K P N T L Y W P N V T N L G F G F G H F F U V 0 Y J M L N M L R K T N M N N P G H K U N M M L N H Y U W U V U W T U T V0 V W K K Y S_Q0 S_Q S_Q S_Q S_Q S_Q S_Q S_Q S_Q S_Q S_Q0 S_Q S_Q S_Q S_Q S_Q S_Q S_Q S_Q S_Q S_Q0 S_Q S_Q S_Q S_Q S_Q S_Q S_Q S_Q S_Q S_Q0 S_Q S_Q S_Q S_Q S_Q S_Q S_Q S_Q S_Q S_Q0 S_Q S_Q S_Q S_Q S_Q S_Q S_Q S_Q S_Q S_Q0 S_Q S_Q S_Q S_Q S_Q S_Q S_Q S_Q S_Q S_Q0 S_Q S_Q S_Q S_S_0 S_S_ S_S_ S_S# S_M_0 S_M_ S_M_ S_M_ S_M_ S_M_ S_M_ S_QS_0 S_QS_ S_QS_ S_QS_ S_QS_ S_QS_ S_QS_ S_QS_ S_M_ S_QS#_0 S_QS#_ S_QS#_ S_QS#_ S_QS#_ S_QS#_ S_QS#_ S_QS#_ S_M_0 S_M_ S_M_ S_M_ S_M_ S_M_ S_M_ S_M_ S_M_ S_M_ S_M_0 S_M_ S_M_ S_M_ S_RS# S_RVENIN# S_RVENOUT# S_WE# Quanta omputer Inc. PROJET : ZR VSS U0I alistoga_gm W T P M J F V0 P0 N0 K0 J0 H0 G0 F0 E0 0 Y W V R N J Y W V T R P N M L J H G F T M H G F E K H Y W V T R P N M L J H G F Y W N H G F E V R H Y W V T R P F E W V R E Y V T R M H G F H G F E G Y V N J G Y 0 E0 T N T N K G E W U P M W J E P M K J G F N M K F K P K H E U L W N M L J H G F N K G VSS_0 VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_0 VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_0 VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_0 VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_0 VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_0 VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_0 VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_0 VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_0 VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_00 VSS_0 VSS_0 VSS_0 VSS_0 VSS_0 VSS_0 VSS_0 VSS_0 VSS_0 VSS_0 VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_0 VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_0 VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_0 VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_0 VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_0 VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_0 VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_0 VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS U0J alistoga_gm T N M H W K J F K G F E V R N L Y P K J H W0 R0 M0 0 K0 0 0 N W K G H P H Y R P M K V N L J F N M K N M L T K U K H E V R N M L G P F Y K H E Y J V0 W R H Y R G E G U K V P L J H F R G G Y U N K H V F Y R P L J Y U R J F Y W V L H G F G T R P K J Y U T N J G0 0 W0 U0 L0 J0 P0 H F L VSS_0 VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_0 VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_00 VSS_0 VSS_0 VSS_0 VSS_0 VSS_0 VSS_0 VSS_0 VSS_0 VSS_0 VSS_0 VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_0 VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_0 VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_0 VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_0 VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_0 VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_0 VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_0 VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_00 VSS_0 VSS_0 VSS_0 VSS_0 VSS_0 VSS_0 VSS_0 VSS_0 VSS_0 VSS_0 VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_0 VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_0 VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_0 VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_0 VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_0 VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_0 SM_QS SM_M SM_QS0# SM_WE# SM_M SM_ SM_QS SM_QS# SM_QS0 SM_M SM_QS SM_M[..0] SM_QS SM_QS# SM_QS SM_WE# SM_QS SM_QS# SM_M0 SM_QS0 SM_0 SM_QS SM_QS# SM_M SM_QS SM_M0 SM_ SM_QS# SM_M SM_M SM_QS# SM_S# SM_M SM_M SM_QS# SM_RS# SM_ SM_QS SM_QS# SM_0 SM_M SM_QS SM_QS# SM_QS# SM_M SM_QS0# SM_M SM_QS# SM_M[..0] SM_S# SM_ SM_QS SM_M SM_QS SM_QS# SM_M[..0] SM_QS# SM_M SM_M SM_QS# SM_M[..0] SM_QS SM_QS SM_RS#

8 0mils place on all mils place on all mils FOR EXT VG STUFF 0 ohm 0 ohm for EXT VG 0 FOR EXT VG STUFF 0 ohm N_GM/PM/0GML VTT_, VTT_ and are attached with 0.u seperated Intel REV:.0 GMH ( POWER ) Wednesday, March, 00 Size ocument Number Rev ate: Sheet of.v_mpll.v_hpll.v_pll.v_gpll.v_pll.v_pll.v_hpll.v_mpll.v_pie PIE_L GM_V GPLL_F_L.V_GPLL GM_V N_N.V_TVG N_N GM_V.V_PIE V_SM0 V_SM V_SM V_SM0.V_PLL N_N.V_RT N_N VLVS.V_QTV GM_V.V_TV VLVS.V.V.V.V_TVG.V_TVG.V_TVG.V_TVG.V.V_RT.V VP.V.V_TV.V_QTV.V.V VP VP.V_PIE VP.V.V.V.V L K0HS0 IV^.u/.V_ 0u/.V_ 0 IV^0u/.V_.u/.V_ R IV^0_ IV^.0u/V_ IV^.0u/V_ 0 0u/.V_ 0u/.V_ Quanta omputer Inc. PROJET : ZR.u/.V_ 0u/.V_ 0u/.V_ R 0_ L uh m.u/v_ IV^0u/.V_ R IV^0_ L IV^0uH_ IV^.u/V_ 0.u/0V_ 0.u/.V_ 0 IV^.u/V_ L K0HS0 V U0G alistoga_gm W P N L J Y W V P N M L J W V T R P N M 0 Y0 W0 V0 U0 T0 R0 P0 N0 M0 L0 Y W V U R P M L Y V U T R P N M L P N M L P N L N M L P N M Y P N M L Y W P N M L W N M L 0 0 Y0 W0 P0 N0 M0 L0 Y N M L N M U T M U0 Y W V U T R 0 Y0 W0 V0 U0 T0 R0 P0 N0 M0 M L K J H J H J H Y W V U T R J H J H J H J Y W V U T R P K J K K0 Y W V U T R P K J J J H J H Y W V U T R J J J H K J H G K Y W V T R P Y W V T R P N L K J V J L P N M N M L V_0 V_ V_ V_ V_ V_ V_ V_ V_ V_ V_0 V_ V_ V_ V_ V_ V_ V_ V_ V_ V_0 V_ V_ V_ V_ V_ V_ V_ V_ V_ V_0 V_ V_ V_ V_ V_ V_ V_ V_ V_ V_0 V_ V_ V_ V_ V_ V_ V_ V_ V_ V_0 V_ V_ V_ V_ V_ V_ V_ V_ V_ V_0 V_ V_ V_ V_ V_ V_ V_ V_ V_ V_0 V_ V_ V_ V_ V_ V_ V_ V_ V_ V_0 V_ V_ V_ V_ V_ V_ V_ V_ V_ V_0 V_ V_ V_ V_ V_ V_ V_ V_ V_ V_00 V_0 V_0 V_0 V_SM_0 V_SM_ V_SM_ V_SM_ V_SM_ V_SM_ V_SM_ V_SM_ V_SM_ V_SM_ V_SM_0 V_SM_ V_SM_ V_SM_ V_SM_ V_SM_ V_SM_ V_SM_ V_SM_ V_SM_ V_SM_0 V_SM_ V_SM_ V_SM_ V_SM_ V_SM_ V_SM_ V_SM_ V_SM_ V_SM_ V_SM_0 V_SM_ V_SM_ V_SM_ V_SM_ V_SM_ V_SM_ V_SM_ V_SM_ V_SM_ V_SM_0 V_SM_ V_SM_ V_SM_ V_SM_ V_SM_ V_SM_ V_SM_ V_SM_ V_SM_ V_SM_0 V_SM_ V_SM_ V_SM_ V_SM_ V_SM_ V_SM_ V_SM_ V_SM_ V_SM_ V_SM_0 V_SM_ V_SM_ V_SM_ V_SM_ V_SM_ V_SM_ V_SM_ V_SM_ V_SM_ V_SM_0 V_SM_ V_SM_ V_SM_ V_SM_ V_SM_ V_SM_ V_SM_ V_SM_ V_SM_ V_SM_0 V_SM_ V_SM_ V_SM_ V_SM_ V_SM_ V_SM_ V_SM_ V_SM_ V_SM_ V_SM_0 V_SM_ V_SM_ V_SM_ V_SM_ V_SM_ V_SM_ V_SM_ V_SM_ V_SM_ V_SM_00 V_SM_0 V_SM_0 V_SM_0 V_SM_0 V_SM_0 V_SM_0 V_SM_0 V_0 V_0 V_0 V_0 V_0 V_0 V_0.u/0V_ R IV^0_ L IV^0uH_ 0u/.V_ 0u/.V_ PZ. IV^.u/V_ 0.u/V_ IV^.0u/V_ NTF U0F alistoga_gm Y W V U T R Y W V U T R Y W V U T R Y W V U T R V U T R V U T R V U T R 0 V0 U0 T0 R0 V U T Y W V U T E E E E E E E E0 E E Y U R G F R G F E W V T R G F E Y W V U T R G F E G F G F G F G F G F G F G F G0 F0 G F Y W V U T R V_NTF0 V_NTF V_NTF V_NTF V_NTF V_NTF V_NTF V_NTF V_NTF V_NTF V_NTF0 V_NTF V_NTF V_NTF V_NTF V_NTF V_NTF V_NTF V_NTF V_NTF V_NTF0 V_NTF V_NTF V_NTF V_NTF V_NTF V_NTF V_NTF V_NTF V_NTF V_NTF0 V_NTF V_NTF V_NTF V_NTF V_NTF V_NTF V_NTF V_NTF V_NTF V_NTF0 V_NTF V_NTF V_NTF V_NTF V_NTF V_NTF V_NTF V_NTF V_NTF V_NTF0 V_NTF V_NTF V_NTF V_NTF V_NTF V_NTF V_NTF V_NTF V_NTF V_NTF0 V_NTF V_NTF V_NTF V_NTF V_NTF V_NTF V_NTF V_NTF V_NTF V_NTF0 V_NTF V_NTF VSS_NTF0 VSS_NTF VSS_NTF VSS_NTF VSS_NTF VSS_NTF VSS_NTF VSS_NTF VSS_NTF VSS_NTF VSS_NTF0 VSS_NTF VSS_NTF VUX_NTF VUX_NTF VUX_NTF0 VUX_NTF VUX_NTF VUX_NTF VUX_NTF VUX_NTF VUX_NTF VUX_NTF VUX_NTF VUX_NTF VUX_NTF0 VUX_NTF VUX_NTF VUX_NTF VUX_NTF VUX_NTF VUX_NTF VUX_NTF VUX_NTF VUX_NTF VUX_NTF0 VUX_NTF VUX_NTF VUX_NTF VUX_NTF VUX_NTF VUX_NTF VUX_NTF VUX_NTF VUX_NTF VUX_NTF0 VUX_NTF0 VUX_NTF VUX_NTF VUX_NTF VUX_NTF VUX_NTF VUX_NTF VUX_NTF VUX_NTF VUX_NTF VUX_NTF0 VUX_NTF VUX_NTF VUX_NTF VUX_NTF VUX_NTF VUX_NTF VUX_NTF VUX_NTF VUX_NTF VUX_NTF VUX_NTF VUX_NTF VUX_NTF VUX_NTF.u/V_ PZ. u/0v_ 0.u/.V_ IV^.u/V_ R IV^0_.u/.V_.u/V_ 0.u/V_.u/V_.u/0V_.u/V_ 0u/.V_ 0u/.V_ R 0/F_.u/.V_ L K0HS0 L K0HS0 0u/.V_.u/V_ 0u/.V_ IV^.u/V_ 0 IV^.u/V_ 0u/.V_.u/0V_ 00.u/V_ 0 IV^.u/V_ 0.u/V_.u/V_.u/.V_ L K0HS0 0u/.V_.u/V_ L K0HS0.u/.V_ 0u/.V_.0u/V_.u/V_.u/.V_ IV^0u/.V_ 0u/.V_ 0 IV^.0u/V_.u/0V_ u/.v_ L0 nh.u/v_ IV^.u/V_.u/.V_ 0.u/V_ R 0_ IV^.u/V_.0u/V_ R 0/F_ IV^.0u/V_ 0 u/.v_ POWER U0H alistoga_gm R N M L Y W V U T R P N M L R P N M R0 P0 N0 M0 P N M R P N M P N M R P M R P N M P N M R P N M R P M J Y V R N G F E F F H0 E F 0 0 E0 F0 H H H K F E L0 K0 J0 H0 G0 F0 E0 0 W V U T Y H L W T R P N M L 0 G F E G F E H J H J0 H0 H P P H P H G F E R P N M V Y F G G0 H E F E V_TXLVS0 V_TXLVS V_TXLVS VTT_ VTT_0 VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ VTT_0 VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ VTT_0 VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ VTT_0 VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ VTT_0 VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ VTT_0 VTT_ VTT_ VG0 VG VG VG VG VG V_GG V_GPLL V_RT0 V_RT V_PLL V_PLL V_HPLL V_LVS V_MPLL V_TVG V_TV0 V_TV V_TV0 V_TV V_TV0 V_TV V_HMPLL0 V_HMPLL V_LVS0 V_LVS V_LVS V_TV V_HV0 V_HV V_HV V_QTV VUX0 VUX VUX VUX VUX VUX VUX VUX VUX VUX VUX0 VUX VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ VSYN VG VTT_0 VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ VTT_0 VTT_ VUX VUX VUX VUX VUX VUX VUX VUX VUX0 VUX VUX VUX VUX VUX VUX VUX VUX VUX VUX0 VUX VUX VUX VUX VTT_ VTT_ VTT_ VTT_ VTT_ VUX VUX VSS_RT VSS_LVS VSS_TVG VSS_GG VUX VUX VUX VUX0.u/.V_ IV^.0u/V_ 0

9 LOK,, SMbus address KE, LOK 0,, KE 0, SMbus address 0 R SO-IMM SOKET R TERMINTOR TERMINTOR EOUPLING PITOR LOSE SO-IMM SOKET PITORS LOSE SO-IMM SOKET PITORS R SO-IMM(00P) Wednesday, March, 00 Size ocument Number Rev ate: Sheet of SM_M SM_M SM_M0 SM_M SM_QS SM_M SM_M SM_M SM_M SM_QS# SM_M0 SM_QS SM_M SM_0 SM_WE# SM_M SM_S# SM_M0 SM_M SM_S# SM_QS# SM_M SM_S# SM_M SM_QS# SM_M SM_M SM_M SM_OT SM_OT SM_ SM_RS# SM_M SM_M SM_QS SM_M SM_M SM_KE SM_M SM_M SM_M SM_M SM_M SM_M SM_M0 SM_M SM_M SM_M SM_M0 SM_M SM_M SM_M SM_M SM_M SM_M SMK SMT SM_QS SM_M SM_KE SM_M SM_M SM_QS# SM_QS SM_M SM_QS SM_M SM_ SM_M0 SM_QS SM_M SMK SM_M SM_M LK_SRM0 SM_QS# SM_M SM_M SM_M0 SM_M SM_OT SM_M SM_M SM_QS# SM_OT0 SM_RS# SM_ SM_M SM_QS LK_SRM# SM_QS# SM_QS0 SM_QS0# SM_M0 SM_M SM_QS SM_M SM_M SM_S0# SM_QS SM_QS# LK_SRM0# SM_S# SM_M SM_M SM_WE# SM_KE0 LK_SRM SM_0 SMT SM_M SM_QS# SM_S# SM_QS# SM_M SM_M SM_M SM_M SM_M SM_M0 SM_M SM_M SM_M SM_M SM_M0 SM_M SM_M SM_M SM_M[..0] SM_M[..0] SM_QS0 SM_QS0# SM_QS# SM_QS SM_QS SM_QS# SM_M SM_QS# SM_QS SM_QS SM_QS# SM_KE SM_ SM_M[..0] SM_M[..0] SM_M0 SM_M SM_OT0 SM_M SM_M SM_M SM_ SM_ SM_WE# SM_M SM_KE SM_ SM_M SM_KE0 SM_M SM_KE SM_M SM_OT SM_M SM_M SM_M0 SM_RS# SM_S# SM_0 SM_RS# SM_ SM_M SM_M SM_WE# SM_KE SM_M SM_0 SM_M SM_M0 SM_M SM_M0 SM_M SM_S# SM_S# SM_S0# SM_S# SM_S# SM_OT SM_OT LK_SRM LK_SRM# LK_SRM# LK_SRM SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M0 SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M0 SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M0 SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M0 SM_M SM_M0 SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M0 SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M0 SM_M SM_M SM_M0 SM_M SM_M0 SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M0 SM_M SM_M SM_M SM_M 0.VSUS 0.VSUS 0.V 0.V 0.V 0.V.u/.V_ 0 R 0K_ R _.u/v_ 0.u/V_.u/.V_.u/V_ R _.u/.v_ R _.u/v_ R _.u/v_ R _.u/.v_ R _.u/v_ 00 R _.u/v_ R _ R0 _ R _ R _.u/.v_ R0 _ R _ R0 _ R _.u/v_ 0 RN _PR R0 _ R 0K_ R _ R0 _.u/v_ 0 R _ RN _PR R _ RN _PR RN _PR R _ R _ 0 0u/V_ RN0 _PR.u/V_ 0u/V_ R0 _ RN _PR.u/V_.u/V_ RN _PR.u/.V_ RN _PR.u/.V_ RN _PR Quanta omputer Inc. PROJET : ZR RN _PR RN _PR P00 R SRM SO-IMM (00P) N P00_R_.MM_REV VREF VSS Q0 Q VSS QS#0 QS0 VSS Q Q VSS Q Q VSS QS# QS VSS Q0 Q VSS0 VSS Q Q VSS QS# QS VSS Q Q VSS Q Q VSS M N VSS Q Q VSS KE0 V N _ V V V0 0/P 0 WE# V S# S# V OT VSS Q Q VSS QS# QS VSS Q Q VSS Q0 Q VSS Q Q VSS M0 VSS Q Q VSS Q Q VSS M VSS K0 K0# VSS Q Q VSS VSS0 Q0 Q VSS N M VSS Q Q VSS Q Q VSS QS# QS VSS0 Q0 Q VSS KE V V V 0 V RS# S0# V OT0 V N VSS Q Q VSS M VSS Q Q VSS Q Q VSS VSS M VSS Q Q VSS0 Q Q VSS NTEST VSS0 QS# QS VSS Q0 Q Q Q VSS M VSS Q Q VSS S SL V(SP) QS# QS VSS Q Q VSS Q Q VSS K K# VSS M VSS Q Q VSS Q0 Q VSS QS# QS VSS Q Q VSS S0 S VSS RN0 _PR RN _PR RN _PR.u/.V_ 0 R _.u/v_ 0.u/.V_.u/V_.u/V_.u/V_.u/V_ P00 R SRM SO-IMM (00P) N P00_R_.MM_REV VREF VSS Q0 Q VSS QS#0 QS0 VSS Q Q VSS Q Q VSS QS# QS VSS Q0 Q VSS0 VSS Q Q VSS QS# QS VSS Q Q VSS Q Q VSS M N VSS Q Q VSS KE0 V N _ V V V0 0/P 0 WE# V S# S# V OT VSS Q Q VSS QS# QS VSS Q Q VSS Q0 Q VSS Q Q VSS M0 VSS Q Q VSS Q Q VSS M VSS K0 K0# VSS Q Q VSS VSS0 Q0 Q VSS N M VSS Q Q VSS Q Q VSS QS# QS VSS0 Q0 Q VSS KE V V V 0 V RS# S0# V OT0 V N VSS Q Q VSS M VSS Q Q VSS Q Q VSS VSS M VSS Q Q VSS0 Q Q VSS NTEST VSS0 QS# QS VSS Q0 Q Q Q VSS M VSS Q Q VSS S SL V(SP) QS# QS VSS Q Q VSS Q Q VSS K K# VSS M VSS Q Q VSS Q0 Q VSS QS# QS VSS Q Q VSS S0 S VSS.u/V_.u/V_.u/V_ 0u/V_.u/V_.u/V_.u/V_.u/V_.u/V_ 0.u/V_.u/V_.u/V_.u/V_ 0.u/.V_ 0.u/V_ 0 R 0K_.u/V_.u/V_.u/.V_ 0.u/V_.u/.V_.u/.V_.u/V_.u/V_.u/V_.u/V_.u/.V_.u/V_ R 0K_ SM_S# SM_S# SM_ SM_KE SM_QS# SM_QS# SM_OT SM_QS LK_SRM0# SM_QS0 SM_S# SMK SMT SM_S# SM_RS# SM_QS# SM_S0# SMT LK_SRM0 SM_M LK_SRM# SM_ SM_QS0# SM_0 SM_WE# SM_QS LK_SRM SM_QS SMK SM_QS# SM_KE0 SM_OT0 SM_QS SM_QS SM_QS SM_QS# SM_M SM_QS# SM_M SM_M SM_QS# SM_M SM_QS SM_M SM_M0 SM_M SM_M[..0] SM_M[..0] SM_QS0# SM_QS0 SM_QS SM_QS# SM_QS# SM_QS SM_QS# SM_QS# SM_M SM_QS# SM_QS SM_QS# SM_QS SM_M SM_M SM_M0 SM_M SM_M SM_M SM_M SM_QS SM_QS SM_QS# SM_QS SM_KE SM_ SM_0 SM_WE# SM_S# SM_OT SM_OT SM_KE SM_ SM_RS# SM_M[..0] SM_M[..0] LK_SRM# LK_SRM LK_SRM LK_SRM# EXTTS#0 EXTTS#0

10 RT MIL nvii : 0 ohm UM mode : ohm S-VIEO LVS L / RT / TV 0 Wednesday, March, 00 Size ocument Number Rev ate: Sheet of L_ON L_V E_LON# LON LI# L_ON V_RT RT_LK V_RT RT_G RT_R HSYN RTT_R RTT VSYN V_RT RT_ RTLK_R V_RT RT_R RTLK RT_ RT_VSYN RT_T RT_HSYN RTHSYN RT_G RTVSYN VG_GRN_SYS TV_OMP_SYS TV_/R_SYS TV_Y/G_SYS L_EIT L_EILK PR_INSERT_V TV_Y/G_SYS TV_OMP_PR TV_Y/G TV_/R_SYS TV_OMP TV_/R TV_/R_PR TV_Y/G_PR TV_OMP_SYS TV_Y/G TV_Y/G_SYS TV_/R_SYS TV_/R TV_OMP TV_OMP_SYS LVS_TXL0- LVS_TXLK- L_EILK LVS_TXL LVS_TXL- L_ON LVS_TXL- VJ LVS_TXLK LVS_TXL L_EIT LVS_TXL0 LVS_TXU0 LVS_TXU LVS_TXU- LVS_TXUK LVS_TXU0- LVS_TXU- LVS_TXUK- LVS_TXU VG_LU_SYS VG_RE_SYS VG_LU_SYS VG_RE VG_RE_SYS VG_RE_PR PR_INSERT_V VG_LU_PR VG_GRN_SYS VG_LU VG_GRN_PR VG_GRN VG_LU_SYS VG_RE VG_GRN VG_LU VG_GRN_SYS VG_RE_SYS L_V L_V TV-LUM TV-OMP TV-HROM V V V_RT V V 0p_ R 0_ R NZ^0_ R 0/F_ R TV^0/F_ R 0K_.u/0V_ 0 R *0_.u/V_ R.K_ TV^p_ TV^p_ R EZ^0_ R 0_ R TV^0/F_ R 00K_ U M00 0 V_SYN V_VIEO VIEO_ VIEO_ V_ GN YP VIEO_ SYN_OUT SYN_OUT SYN_IN SYN_IN _IN _IN _OUT _OUT R TV^0/F_ 0p_ 0p_ U EZ^SNTLVPWR 0 SE 0 _ 0 _ GN _ 0 _ 0 EN# V R 0_ N0 RT 0 N TV^S_VIEO R EZ^0_ R.K_ 0p_ R0 *0_ L0 LM0SN 0. 0p_ TV^p_ L TV^K0HS0 0p_ L TV^K0HS0 U T0IGV--T OUT GN ON/OFF IN SET Quanta omputer Inc. PROJET : ZR R NZ^0_ R EZ^0_ SSM S 0p_.u/V_ L LM0SN 0..u/V_ TV^p_ R0.K_ S.u/V_.u/V_ 0 R 0K_ 0u/V_0 R EZ^0_ 0p_ R 0_ 0u/V_0 L LM0SN 0. R0 NZ^TV^0_ L 0_ R.K_ TV^p_ R0 0/F_ L TV^K0HS0 R NZ^0_.u/V_ 0 R IV^00K_ 0u/.V_ R 0_ R NZ^TV^0_ 0p_ N LVS R 0/F_ TV^p_ 0p_ R NZ^TV^0_ R0.K_ Q TEU U EZ^TV^SNTLVPWR 0 SE 0 _ 0 _ GN _ 0 _ 0 EN# V RTHSYN, RTVSYN, L_ON, E_LON# LI#,, LON, L_EILK, L_EIT, PR_INSERT_V 0 TV_Y/G, TV_OMP, TV_/R, RT_SENSE# TV_OMP_PR 0 TV_/R_PR 0 TV_Y/G_PR 0 LVS_TXL-, VJ LVS_TXL, LVS_TXL0, LVS_TXL-, LVS_TXL, LVS_TXL0-, LVS_TXU, LVS_TXU0, LVS_TXU-, LVS_TXU, LVS_TXU-, LVS_TXU0-, RTLK, RTT, PR_INSERT_V 0 VG_RE_PR 0 VG_LU_PR 0 VG_GRN_PR 0 VG_RE, VG_GRN, VG_LU, RT_T 0 RT_LK 0 RT_VSYN 0 RT_HSYN 0 LVS_TXUK-, LVS_TXUK, LVS_TXLK-, LVS_TXLK,

11 ,,0 PLK_SM,,0 PT_SM PSPK 0 LP_P# R# PM_MUSY# STP_PI# STP_PU#,,,0 S_LKRUN# PIE_WKE#,,,0 SERIRQ IH_PROHOT# SI# KSMI# R VRT _SIN0 _SIN ST_LE# ST_RXN0 ST_RXP0 ST_TXN0 0 ST_TXP0 LK_PIE_ST# LK_PIE_ST R PIOR# PIOW# PK# IRQ PIORY PREQ PLK_SM PT_SM SMLINK_LT# SMLINK0 SMLINK RING# PSPK LP_P# R# PM_MUSY# SMLERT# STP_PI# STP_PU# OR_I OR_I S_LKRUN# PIE_WKE# F0 SERIRQ H IH_PROHOT# F0 VR_PWRG_K0 M_ SI# KSMI# RT_X RT_X RT_RST# INTRUER# INTVRMEN R ITLK R SYN R RESET# _SIN0 _SIN R SOUT S^00p_ST_RXN0_ S^00p_ST_RXP0_ S^00p_ST_TXN0_ S^00p_ST_TXP0_ 0 F E G U E Y W W Y Y W V U U V T U V V U R R T T T T F F E G H F E G H F E H0./F_ STRIS G0 OHM 00 mil PIOR# F PIOW# H PK# F IRQ H PIORY G PREQ E U SMLK SMT LINKLERT# SMLINK0 SMLINK RI# IH-M SPKR SUS_STT# SYS_RST# GPIO0/M_USY# GPIO/SMLERT# GPIO/STPPI# GPIO0/STPPU# GPIO GPIO GPIO GPIO/LKRUN# GPIO/Z_OK_EN# GPIO/Z_OK_RST# WKE# SERIRQ THRM# VRMPWRG GPIO GPIO GPIO RTX RTX RTRST# INTRUER# INTVRMEN EE_S EE_SHLK EE_OUT EE_IN LN_LK LN_RSTSYN LN_RX0 LN_RX LN_RX LN_TX0 LN_TX LN_TX Z_IT_LK Z_SYN Z_RST# Z_SIN0 Z_SIN Z_SIN Z_SOUT STLE# ST0RXN ST0RXP ST0TXN ST0TXP STRXN STRXP STTXN STTXP ST_LKN ST_LKP STRISN STRISP IOR# IOW# K# IEIRQ IORY REQ U IH-M RT LP LN PU -/ZLI ST IE SM SYS GPIO ST GPIO GPIO locks Power MGT GPIO/ST0GP GPIO/STGP GPIO/STGP GPIO/STGP LK LK SUSLK SLP_S# SLP_S# SLP_S# PWROK GPIO/PRSLPVR TP0/TLOW# PWRTN# L0 L L L LRQ0# LRQ#/GPIO LFRME# 0GTE 0M# PUSLP# TP/PRSTP# TP/PSLP# FERR# GPIO/PUPWRG IGNNE# INIT_V# INIT# INTR RIN# NMI SMI# STPLK# THERMTRIP# S# S# LN_RST# RSMRST# GPIO GPIO0 GPIO GPIO GPIO GPIO GPIO GPIO GPIO GPIO GPIO Y E H G F H G G G G F F G H F H F E G F E F F H H H E F E F H H E 0 F Y E0 0 F E R E R 0 0 E0 L0/FWH0 L/FWH L/FWH L/FWH LP_RQ0# LP_RQ# LFRME#/FWH GTE0 0M# FERR# PUPWRG IGNNE# PUINIT# INTR RIN# NMI SMI# STPLK# IH_THERMTRIP# P0 P P P P P P P P P P0 P P P P P P0 P P PS# PS# IH_GPIO IH_GPIO IH_GPIO IH_GPIO M_IH LK_US SUSLK R_SUS# R_SUS# IH_PWOK R_PR TLOW# NSWON# PLTRST# R_RSMRST# R R EMIL_LE# GPIO LI# OKIN# OR_I0 PUSLP#_S T R_PRSTP# R 0_ PSLP# R./F_ T 00/F_ 00/F_ R 0_ R 0_ P0 P P PS# PS# M_IH LK_US R 00/F_ THERMTRIP# P[..0] NSWON# L0/FWH0,0 L/FWH,0 L/FWH,0 L/FWH,0 LFRME#/FWH,0 GTE0 0M# PRSLP#, PSLP# FERR# PUPWRG IGNNE# PUINIT# INTR RIN# NMI SMI# STPLK# RSMRST# EMIL_LE# LI# 0,, OKIN#,0 LP_RQ0# 0, SUS# SUS# PRSLPVR EXTTS# THERMTRIP# LK_EN# U IH-M MI_RXN0 PIE_RXN F PERn MI0RXN V MI_RXN0 MI_RXP0 PIE_RXP F PIE_TXN_ PERp MI0RXP V MI_RXP0 0.u/V_ MI_TXN0 PIE_TXN E 0.u/V_ PIE_TXP_ PETn MI0TXN U MI_TXN0 MI_TXP0 PIE_TXP E PETp MI0TXP U MI_TXP0 MI_RXN PIE_RXN H PERn MIRXN Y MI_RXN MI_RXP PIE_RXP H 0 M^.u/V_PIE_TXN_ PERp MIRXP Y MI_RXP MI_TXN PIE_TXN G 0 M^.u/V_PIE_TXP_ PETn MITXN W MI_TXN G MI_TXP PIE_TXP PETp MITXP W MI_TXP K MI_RXN 0 PIE_RXN PERn MIRXN MI_RXN K MI_RXP 0 PIE_RXP 0 EZ^.u/V_ PIE_TXN_ PERp MIRXP MI_RXP J MI_TXN 0 PIE_TXN EZ^.u/V_ PIE_TXP_ PETn MITXN MI_TXN J MI_TXP 0 PIE_TXP PETp MITXP MI_TXP M MI_RXN 0 PIE_RXN PERn MIRXN MI_RXN M MI_RXP 0 PIE_RXP EZ^.u/V_ PIE_TXN_ PERp MIRXP MI_RXP L MI_TXN 0 PIE_TXN EZ^.u/V_ PIE_TXP_ PETn MITXN MI_TXN L MI_TXP 0 PIE_TXP PETp MITXP MI_TXP P PERn MI_LKN E LK_PIE_IH# P PERp MI_LKP E LK_PIE_IH N PETn N PETp MI_ZOMP MIOMP R0./F_ MI_IROMP.V T PERn T PERp USP0N F R PETn USP0P F R G USP- PETp USPN USP- G USP USPP USP R H USP- SPI_E# SPI_LK USPN USP- P H USP SPI_S# USPP USP P J USP- SPI_R USPN USP- J USP SPI_SI USPP USP P K USP- SPI_SO SPI_MOSI USPN USP- P K USP SPI_MISO USPP USP L O0# USPN L O# O0# USPP M USP- O# O# USPN USP- M USP O# O# USPP USP N O# O# USPN E N O# O# USPP O# O#/GPIO O# O#/GPIO0 USRIS# USRIS R0./F_ O#/GPIO USRIS LK_EN#,, S_[..0] S_PIRQ# S_PIRQ# Q N00 S_0 S_ S_ S_ S_ S_ S_ S_ S_ S_ S_0 S_ S_ S_ S_ S_ S_ S_ S_ S_ S_0 S_ S_ S_ S_ S_ S_ S_ S_ S_ S_0 S_ S_PIRQ# S_PIRQ# S_PIRQ# S_PIRQ# VR_PWRG_K0 E F E E E G G E 0 F F0 E E E G H R 00K_ PI Interrupt I/F PIRQ# PIRQ# PIRQ# PIRQ# RSV[] RSV[] RSV[] RSV[] RSV[] U PI-Express SPI MIS IH-M irect Media Interface US REQ0# GNT0# REQ# GNT# REQ# GNT# REQ# GNT# REQ#/GPIO GNT#/GPIO GPIO/REQ# GPIO/GNT# /E0# /E# /E# /E# IRY# PR PIRST# EVSEL# PERR# PLOK# SERR# STOP# TRY# FRME# PLTRST# PILK PME# GPIO/PIRQE# GPIO/PIRQF# GPIO/PIRQG# GPIO/PIRQH# RSV[] RSV[] RSV[] RSV[] MH_SYN# E E F E0 E 0 F F F G F F G E G H F H0 S_REQ0# S_GNT0# S_REQ# S_REQ# S_GNT# S_REQ# S_REQ# S_REQ# S_E0# S_E# S_E# S_E# S_IRY# S_PR PIRST# S_EVSEL# S_PERR# S_PLOK# S_SERR# S_STOP# S_TRY# S_FRME# PLTRST#_MH PLK_IH PME# PME# INTERNL 0K PULLUP S_PIRQE# S_PIRQE# S_PIRQF# S_PIRQF# S_PIRQG# S_PIRQG# S_PIRQH# MH_SYN# S_REQ0# S_GNT0# S_REQ# S_GNT#, S_E0#,, S_E#,, S_E#,, S_E#,, S_IRY#,, S_PR, PIRST#,, S_EVSEL#,, S_PERR#, S_PLOK# S_SERR#, S_STOP#, S_TRY#,, S_FRME#,, PLTRST#_MH PLK_IH PME#,, MH_SYN# M I O0# O# O# O# O# R# SMLERT# PIE_WKE# KSMI# SMLINK0 SMLINK TLOW# RING# SI# PLK_SM PT_SM SMLINK_LT# LI# GPIO IH_GPIO IH_GPIO IH_GPIO IH_GPIO ST PULL OWN PT : PULL HIGH VRT ST_RXN0_ ST_RXP0_ PT : PULL OWN S_PIRQE# S_PIRQF# S_PIRQG# S_PIRQH# SPI_E# SPI_SI SPI_SO S_REQ0# S_REQ# S_REQ# S_REQ# S_PIRQ# S_PIRQ# S_PIRQ# S_PIRQ# S_FRME# S_IRY# S_TRY# S_EVSEL# S_STOP# S_SERR# S_PERR# S_PLOK# S_LKRUN# LP_RQ# GTE0 SERIRQ IRQ RIN# PIORY S_REQ# S_REQ# IH INTERNL VRM EN HI : ENLE LOW : ISLE FERR# THERMTRIP# IH_PWOK RSMRST# R R R0 R R R R R R R R R R R R R R0 R R R R R R R0 R R R R R R R R R R0 R R R R R0 R R R R R R R R R0 R R R R R R00 R R0 K S.K_.K_.K_.K_.K_ 0K_ 0K_ K_.K_.K_.K_.K_.K_.K_.K_.K_ 0K_.K_.K_ S^_.K_.K_.K_.K_ 0K_ 0K_ 0K_.K_.K_.K_.K_.K_.K_.K_.K_.K_.K_.K_.K_.K_.K_.K_.K_.K_.K_.K_.K_.K_.K_.K_.K_.K_ R _ R0 _ R R0 P^.K_ P^0_ P^0_ INTVRMEN 0K_ 0K_ VP R SOUT R SYN R ITLK R RESET# R _ R _ R _ R _ R _ R0 _ R _ R SOUT_OE _SOUT_M _SYN_OE _SYN_M _ITLK_OE _ITLK_M _RESET#_OE _RESET#_M p_ Y.KHz p_ R IH_PWROK,,, IMVP_PWRG RT_X R 0M_ RT_X 00K_ IH_PWOK U TSH0FU SUS LK_US R PLK_IH R M_IH R0 SUSLK R R PLTRST#_MH R0 *_ LK_US_R *0p_ VRT RT R *_ PLK_IH_R *0p_ PU R00 *_ M_IH_R *0p_ 0K/F_ TERM IR^_ R00.u/V_ u/0v_ K_SIO 0 *_ R K_ U TERM TERM TSH0FU N Q MMT0 PLTRST#,,,,,0, 00K_ RT_T R R TERM0 K_.K/F_ TERM u/0v_ R.K_ R VPU K_ RT_RST# G *SHORT_ P R R R 0K_ OR_I0 0K_ OR_I 0K_ OR_I R0 R R *0K_ *0K_ *0K_ PROJET : ZR Quanta omputer Inc. Size ocument Number Rev IH (PU/PI/IE/US) Wednesday, March, 00 ate: Sheet of

12 m 0m m IH ( POWER ) Wednesday, March, 00 Size ocument Number Rev ate: Sheet of VREF VREF_SUS VREF VREF_SUS.V_PIE_IH VMIPLL S_N V V_S _S.V.V_PIE_IH.V.V.V.V _S.V.V.V.V.V _S _S VRT VP _S VP R /F.0u/V_ UE IH-M 0 0 E E E E E F F F F F F G G G G G G G G G G G H H H H H H J J J J J J K K K L L L L L M M M M M M M M M M M M N N N N N N N N N N N N N N N P P P P P P P P P P P R R R R R R R R R T T T T T T T U U U U U U U U U U V V V V V V W W W W Y Y Y Y E E E E E E E E E F F F F F F G G G G G G G0 G H H H H H H VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[0] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[0] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[0] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[0] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[0] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[0] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[0] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[0] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[0] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[00] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[0] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[0] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[0] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[0] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[0] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[0] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[0] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[0] VSS[] VSS[] VSS[] VSS[].u/V_ 0.u/V_ 0.u/V_ 0.u/V_ u/0v_.u/v_.u/v_ Quanta omputer Inc. PROJET : ZR.u/.V_.u/V_ R 00_.u/V_.u/V_.u/V_.u/V_.u/V_.u/V_ L0 uh m.u/v_ PZ..u/V_.u/V_.u/V_.u/V_.u/V_.u/V_ ORE VGP V PUX US TX RX IE US ORE PI UF IH-M G0 F E E E F F G G H H J J K K L L M M N N P P R R R R R T T T T T U U V V W W Y Y G E F F G H H E0 F0 F G H Y L L L L L L M M P P T T U U V V V V V V V V W W U R E E H 0 G G G 0 F G G G W P G K K K K L L L L L M M N T F G K G0 H H J J E VREF[] VREF[] VREF_Sus Vcc [] Vcc [] Vcc [] Vcc [] Vcc [] Vcc [] Vcc [] Vcc [] Vcc [] Vcc [0] Vcc [] Vcc [] Vcc [] Vcc [] Vcc [] Vcc [] Vcc [] Vcc [] Vcc [] Vcc [0] Vcc [] Vcc [] Vcc [] Vcc [] Vcc [] Vcc [] Vcc [] Vcc [] Vcc [] Vcc [0] Vcc [] Vcc [] Vcc [] Vcc [] Vcc [] Vcc [] Vcc [] Vcc [] Vcc [] Vcc [0] Vcc [] Vcc [] Vcc [] Vcc [] Vcc [] Vcc [] Vcc [] Vcc [] Vcc [] Vcc [0] Vcc [] Vcc [] Vcc [] Vcc_[] VccMIPLL Vcc [] Vcc [] Vcc [] Vcc [] Vcc [] Vcc [] Vcc [] Vcc [] Vcc [] VccSTPLL Vcc_[] Vcc [0] Vcc [] Vcc [] Vcc [] Vcc [] Vcc [] Vcc [] Vcc [] Vcc [] VccUSPLL VccSus_0/VccLN_0[] VccSus_0/VccLN_0[] Vcc_0[] Vcc_0[] Vcc_0[] Vcc_0[] Vcc_0[] Vcc_0[] Vcc_0[] Vcc_0[] Vcc_0[] Vcc_0[0] Vcc_0[] Vcc_0[] Vcc_0[] Vcc_0[] Vcc_0[] Vcc_0[] Vcc_0[] Vcc_0[] Vcc_0[] Vcc_0[0] VccSus_/VccLN_[] VccSus_/VccLN_[] VccSus_/VccLN_[] VccSus_/VccLN_[] Vcc_/VccH VccSus_/VccSusH V_PU_IO[] V_PU_IO[] V_PU_IO[] Vcc_[] Vcc_[] Vcc_[] Vcc_[] Vcc_[] Vcc_[] Vcc_[] Vcc_[0] Vcc_[] Vcc_[] Vcc_[] Vcc_[] Vcc_[] Vcc_[] Vcc_[] Vcc_[] Vcc_[] Vcc_[0] Vcc_[] VccRT VccSus_[] VccSus_[] VccSus_[] VccSus_[] VccSus_[] VccSus_[] VccSus_[] VccSus_[] VccSus_[] VccSus_[0] VccSus_[] VccSus_[] VccSus_[] VccSus_[] VccSus_[] VccSus_[] VccSus_[] VccSus_[] Vcc [] Vcc [0] Vcc [] Vcc [] Vcc [] Vcc [] Vcc [] VccSus_0[] VccSus_0[] VccSus_0[] Vcc [] Vcc [] Vcc [] Vcc [] Vcc [0] VccSus_[] R 0/F_.u/V_.u/V_ 0.u/V_.u/V_ 0.u/V_ 0u/.V_.u/V_ L HI00R00R 0u/.V_ PZ..u/V_.u/V_.u/V_.u/V_.u/V_ 0.u/V_ u/0v_ 0u/.V_.u/V_ 0u/.V_.u/V_.u/V_.u/V_

13 FOR 0 only LN_E0/E0.K for 0 mil Trace width mil Trace width TERMINTION PLNE 0/00 : E0 GIG : E0 J0000 J KNLN ELLN0 KNNLN0 0ZHLN0 OTHHN FE 0/00 GiGa RESET TIMING POWER PERSTn 0 ms min LN ( MRVELL 0/0 ) Wednesday, March, 00 Size ocument Number Rev ate: Sheet of LN_N LN_N TXN TXN TXP TXP TXP TXN TX0P TX0N 000MPS# 00MPS# LN_TLE# 0_000MPS# TRL TRL_ TRL_ LN_XOUT LN_XIN LN_XIN LN_XOUT LN_N PERN PERP VP_LK VP_T VP_LK VP_T LN_RSET LOM_ISLE# TX0N_PR TX0P_PR TXP_PR TXN_PR TXN_PR TXP_PR TXN_PR TXP_PR LN_TLE# LN_LINKLE# TX0N TX0P TXN TXP TXN TXP TXP TXN LN_LINKLE# TXP TXN TXN TXP LN_LINKLE# TX0N LN_TLE# TX0P TX0N_SYS TXN_SYS TXN_SYS LN_LINKLE#_SYS TXP_SYS LN_TLE#_SYS TXP_SYS TXN_SYS TX0P_SYS TXP_SYS TX0P_SYS TXN_SYS TXN_SYS LN_TLE#_SYS TXP_SYS LN_LINKLE#_SYS TXN_SYS TX0N_SYS TXP_SYS TXP_SYS TXN TXP TRL.V_.V_LN TERM.V_.V_LN TXN_SYS TX0P_SYS TERM X-TXN X-TX0P TX0N_SYS TERM TXP_SYS X-TXN X-TXP X-TXP TXN_SYS TERM TXP_SYS TERM X-TXP X-TXN X-TX0N.V_.V_LN TXN_SYS TXP_SYS LN_LINKLE#_SYS X-TXP X-TXP LN_V X-TXP X-TXN LN_TLE#_SYS X-TX0N X-TXN LN_V X-TXN X-TX0P LN_N LN_N.V_.V_LN UXV_S.V_.V_LN _S.V_.V_LN.V_LN _S _S _S _S _S _S.V_LN _S _S p_ GL^.u/V_.u/V_.u/V_.u/V_ 0 R 0_ R GL^/F_.u/V_ p_ RN GL^./F_PR U L0 0 GN S SL WP V 0u/.V_ RN NZ^GL^0_PR.u/V_.u/V_ 00p/KV_0.u/V_.u/V_ R.K_ 0u/.V_ R 0_.u/V_ R.K_ 000p_ Y MHz.u/V_ 0 *.u/v_.u/v_ R 0_ EZ^.u/V_ 0u/.V_ R.K_.u/V_ R NL^0_ GL^000p_.u/V_ RN NZ^GL^0_PR R0 GL^/F_ R 0_.u/V_ Quanta omputer Inc. PROJET : ZR GL^000p_.u/V_ SEL=0 -> SEL= LE->LE LE->LE -> U0 EZ^MX GN 0 V SEL 0LE 0LE LE LE LE LE 0 0 LE LE 0LE OY_GN N FOXONN_RJ 0 GREEN_P GREEN_N RX RX- RX TX- TX RX- TX TX- YELLOW_P YELLOW_N GN GN GN GN R.K_.u/V_ 0.u/V_ E0X U E0_ VO_TTL V TRL TRL PERSTn WKEn V VO_TTL_MIN SWITH_VUX LOM_ISLEn SWITH_V VUX_VLL V XTLO XTLI RSET MIP[0] MIN[0] VL MIP[] MIN[] VL V HSP HSN MIP[] MIN[] VL TSTPT MIP[] MIN[] VL V SPI_O SPI_I SPI_S SPI_LK VP_LK V VO_TTL VP_T SMLK SMT V VO_TTL TESTMOE VMIN_VL V TX_P TX_N VL VL RX_N RX_P REFLKP REFLKN VL V LE_LNK/Tn LE_LINK0/00n VO_TTL LE_LINK000n LE_LINKn V GN GN GN GN GN GN GN GN GN GN0 R 0_ RN NZ^0_PR.u/V_ R NZ^0_ R0 0_ R *0_ u/.v_ Q PT E L K0HS0 R K/F_ R 0_ R.K_.u/V_ GL^.u/V_.u/V_ RN./F_PR R NZ^0_.u/V_.u/V_ RN./F_PR 000p_ U NS0P 0 0 TT TT TT TT T T T- T- T T- T T- MT MX MX- MX- MX MT MX- MX MT MX- MX MT.u/V_ 0u/.V_ R /F_ RN0 NZ^0_PR.u/V_.u/V_.u/V_.u/V_.u/V_ 0 R /F_ Q0 PT E 000p_ RN GL^./F_PR LN_PME# PME#,, PIE_RXN PIE_RXP PIE_TXN PIE_TXP LK_PIE_LN LK_PIE_LN# TX0N_PR 0 TX0P_PR 0 TXP_PR 0 TXN_PR 0 TXN_PR 0 TXP_PR 0 TXP_PR 0 TXN_PR 0 _TLE# 0 _LINKLE# 0 OKIN#,0 LNRST# PLTRST#,,,,,0,

14 PIXX_PMI REQ0# GNT0# S_ PIRQ(E,F,G)# R,, S_[..0] 0/F_ S_[..0],, S_E0#,, S_E#,, S_E#,, S_E#, S_PR,, S_EVSEL#,, S_FRME# S_GNT0#,, S_IRY#, S_PERR# S_REQ0#, S_SERR#, S_STOP#,, S_TRY# PM_ISEL PLK_PM S_0 S_ S_ S_ S_ S_ S_ S_ S_ S_ S_0 S_ S_ S_ S_ S_ S_ S_ S_ S_ S_0 S_ S_ S_ S_ S_ S_ S_ S_ S_ S_0 S_ S_E0# S_E# S_E# S_E# S_PR S_EVSEL# S_FRME# S_GNT0# PM_ISEL S_IRY# S_PERR# S_REQ0# S_SERR# S_STOP# S_TRY# R R P U V W R0 U0 V0 R U V W V U R W W T T R P R R P N N N M M M M M W0 V U P U U R L N V R L W V W *_ PI : J00T0 PI : L00T0 PI : J00T0 U /E0 /E /E /E PR EVSEL FRME GNT ISEL IRY PERR REQ SERR PIXX PLK_PM_R GRST TEST0 STOPRSV // V0 // V# TRY N F LKM R 0_ LK SUSPEN MFUN0 MFUN MFUN MFUN MFUN MFUN MFUN K J G H H H J J J GRST#_0 0_SUS# S_PIRQE# S_PIRQF# S_PIRQG# SERIRQ S_PLOK# PLK PRST SPKROUT RI_OUT/PME L K H L PLK_PM PIRST# PMSPK PM_PME# S SL LTH T LOK US_EN G G E0 S_R SL_R TPS_LTH TPS_T TPS_LK P TEST_M PHY_TEST_M P PSMOE E *0p_ PMI / / IN PMI / IN PMI R R 0_ R R 0K_.K_ 0K_ LK_PM S_PIRQE# S_PIRQF# S_PIRQG# SERIRQ,,,0 S_PLOK# S_LKRUN#,,,0 PLK_PM PIRST#,, PMSPK PME#,, _V U PMI PORT PIXX V V // 0 0 // // // // 0 // 0 // // // // // 0 // // // // // // IOWR# // // IOR# // // OE# 0 // E# // 0 // // // // // // // // 0 // /E# // REG# /E# // /E# // /E0# // E# _V J 0 0 F E E E F H J J J K K K L L L M M N M N N P E E H L.u/V _ _/E# _/E# _/E# _/E0# _PR PR // H _EVSEL# EVSEL# // F _FRME# FRME# // E G _GNT# GNT# // WE# E _INT# INT# // REY(IREQ#) F _IRY# IRY# // G _PERR# PERR# // _REQ# REQ# // INPK# _SERR# SERR# // WIT# G _STOP# STOP# // 0 G _TRY# TRY# // LK // F LKRUN# // WP(IOIS#) STSHG // V(STSHG#/RI#) LOK# // H RST# // RESET UIO // V(SPKR#) R LK _LKRUN# _STSHG _LOK# _RST# _UIO _# # // # N _# # // # _VS# VS // VS# _VS# VS // VS# RSV // RSV // RSV // H 0 M _RSV/ _RSV/ _RSV/.0u/V_ N _0 GN _ SKT0/ _ SKT/ _ SKT/ _ SKT/ _/E0# SKT/ _ -SKTE0/E# _ SKT/0 _ SKT/OE# 0 _ SKT/ _/E# SKT/ _PR -SKTE/ _PERR# SKTPR/ _GNT# -SKTPERR/ _INT# -SKTGNT/WE# -SKTINT/RY UPPER PIN _LK _IRY# SKTPLK/ 0 _/E# -SKTIRY/ _ -SKTE/ _0 SKT/ _ SKT0/ _ SKT/ _ SKT/ _ SKT/ _ SKT/ _ SKT/ _ SKT/0 0 _ SKT/0 _RSV/ SKT/ _LKRUN# SKTRSV/ -SKTLKRUN/WP GN _# GN _ -SKT/# _ SKT/ _ SKT/ _RSV/ SKT/ 0 _ SKTRSV/ _0 SKT/ _VS# SKT0/E# _ -SKTVS/VS# _ SKT/IOR# _ SKT/IOWR# _RSV/ SKT/ _LOK# -SKTRSV/ _STOP# -SKTLOK/ _EVSEL# -SKTSTOP/0 0 -SKTEVSEL/ LOWER PIN _TRY# _FRME# -SKTTRY/ _ -SKTFRME/ _ SKT/ _VS# SKT/ _RST# -SKTVSVS# _SERR# -SKTRST/RESET _REQ# 0SKTSERR/WIT# 0 _/E# -SKTREQ/INPK# _UIO -SKTE/REG# _STSHG SKTUIO/V _ -SKTSTSHG/V _0 SKT/ _ SKT0/ _# SKT/0 -SKT/# GN PMI_SOKET SKT/V SKT/V SKT/VPP SKT/VPP GN GN GN GN GN GN0 0 _V VPP LKM R *_ LK_PM_R *0p_ R LK R LK R FW^.K_ R NFW^.K_ R FW^.K_ R NFW^.K_ S_R SL_R U S SL WP GN FW^L0 0 V FW^.u/V_ R K_ GRST#_0 0.u/0V_ V GRST# PRST# PLK > ms > 0 ns > 00 us VPP _V TPS_T TPS_LK TPS_LTH PIRST# 0 U T LOK LTH RESET# SHN# O# 0 0u/.V_.u/V_ VPP V V0 VPP 0u/.V_.u/V_ V V0 TPS0 V V_0 V_ V_.0. V_0 V_ 0 OY N_0 N_ N_ N_ GN 0u/.V_ 0u/.V_.u/V_.u/V_ PROJET : ZR Quanta omputer Inc. Size ocument Number Rev PIXX ( PMI ) ate: Wednesday, March, 00 Sheet of

Centrino DOTHAN CELEROM-M. Page : 3, 4 PCIE. HOST BUS 533MHz HOST BUS 400MHz ALVISO 1257 BGA LVDS RGB TVOUT. Page : 5 ~ 8 DMI I/F PCIE ICH6-M 609 BGA

Centrino DOTHAN CELEROM-M. Page : 3, 4 PCIE. HOST BUS 533MHz HOST BUS 400MHz ALVISO 1257 BGA LVDS RGB TVOUT. Page : 5 ~ 8 DMI I/F PCIE ICH6-M 609 BGA V /.V / V Page :.V /.V Page :.V /.V /.V Page : PU ORE Page :.V Page : TTERY HRGER Page : TTERY SELET Page : VPU V_LWYS V V V_S VSUS VSUS.VSUS.V.V MVREF_M SMR_VTERM.V_S.V GP_V (.V).VT VTT V_ORE VG_ORE.V_VG

More information

ZH2 Block Diagram. Yonah/Merom INTEL Mobile_479 CPU. Page : 3,4. HOST BUS 533/667 MHz SDVO CALISTOGA-GM 1466 FCBGA TVOUT RGB. Page : 6 ~ 11 DMI I/F

ZH2 Block Diagram. Yonah/Merom INTEL Mobile_479 CPU. Page : 3,4. HOST BUS 533/667 MHz SDVO CALISTOGA-GM 1466 FCBGA TVOUT RGB. Page : 6 ~ 11 DMI I/F LOK GEN IS0G V /.V / 0V Page :.V / 0.V /.V Page :.V /.0V Page : Page : Page : Page : PU ORE TTERY HRGER HOST MHz/MHz PI-E 00MHz VG MHz US MHz PI MHz REF MHz VPU V_PU V_S V_S VSUS VSUS V V 0V.VSUS.V 0.VSUS

More information

MODEL REV CHANGE LIST ZL9. Preliminary Release

MODEL REV CHANGE LIST ZL9. Preliminary Release E MOEL REV HNGE LIST ZL Preliminary Release Page : dd.pf for Signal quanlity Page : dd R0 0om for UM. Page : seprate STLE# for IE interrupt. Page :add R 0ohm for M-T. Page : enlarge H,H to mm for VG sink

More information

ZC1 SYSTEM BLOCK DIAGRAM. Yonah/Merom 479 ufcpga

ZC1 SYSTEM BLOCK DIAGRAM. Yonah/Merom 479 ufcpga TVOUT TFT L Panel." WSXG+ X'TL M VI RT luetooth US US P P P P P amera Module(.M) P in ardreader (SMS ) P US US Port x US0~ P VI TVout LVS VG Media-ay O/nd H/nd attery P X'TL.MHZ lock Generator H IS0GLF

More information

DC/DC +3V_SRC +5VSUS PG 34 LVDS TVOUT USB2.0 (P3) USB2.0 (P2) USB2.0 (P0~P1,P4) USB2.0 (P0~P7) LAN RTL8100S PG 25 CARDBUS PC7411 PG 21,22,23

DC/DC +3V_SRC +5VSUS PG 34 LVDS TVOUT USB2.0 (P3) USB2.0 (P2) USB2.0 (P0~P1,P4) USB2.0 (P0~P7) LAN RTL8100S PG 25 CARDBUS PC7411 PG 21,22,23 E-UM ESIGN VER : RUN POWER SW PG /TT ONNETOR TT HRGER PG PG othan ( Micro-FPG) PG, / V_SR VSUS PG PU VR PG LOKS PG R-SOIMM PG, R-SOIMM PG, MHZ R I FS MHZ lviso GM/GML PG PG,,,0, LVS TVOUT VG Panel onnector

More information

MODEL REV CHANGE LIST 1 2A 2A 2A 1A 1A 2A 2A 1A 1A 2A 2A 1A 1A 1A 1A 1A 1A 1A CT3/5 MB BOARD. Page CT3/5 MB 31CT3MB CT3MB0031

MODEL REV CHANGE LIST 1 2A 2A 2A 1A 1A 2A 2A 1A 1A 2A 2A 1A 1A 1A 1A 1A 1A 1A CT3/5 MB BOARD. Page CT3/5 MB 31CT3MB CT3MB0031 MOEL REV HNGE LIST Model Page T/ M OR FROM TO T/ M TM00 TM00 PGE --- Enable LKM from clokc generator for the PLL circuit of, and disable the ocsillator circuit of PI PLL. PGE --- Remove H/W shutdown circuit

More information

Quanta Computer Inc. REV 3A PROJECT : ZO1 COVER SHEET 1 OF 1 PROJECT LEADER: JIM HSU DOCUMENT NO: 204 DATE :2007/04/14 MB ASSY'S P/N : 31Z01MB00XX

Quanta Computer Inc. REV 3A PROJECT : ZO1 COVER SHEET 1 OF 1 PROJECT LEADER: JIM HSU DOCUMENT NO: 204 DATE :2007/04/14 MB ASSY'S P/N : 31Z01MB00XX MOEL: Z0 Motheroard REV: HNGE LIST: FIRST RELESE PGE0.. R,, MOIFY to EP P/N:SF PGE0.. STUFF HOLE P/N:FZ00000,. STUFF HOLE,, P/N:FE000,. STUFF HOLE P/N:FZ00000 PGE0.. STUFF HOLE, P/N:FZ00000,. STUFF HOLE

More information

CPU Thermal Sensor GMT781-1 EXT.CLOCK GEN ICS954226AG-T. 533 MHZ Memory Dual channel DDR II CHANNEL A DDR II CHANNEL B 1X PCI-E<PORT1> 2.

CPU Thermal Sensor GMT781-1 EXT.CLOCK GEN ICS954226AG-T. 533 MHZ Memory Dual channel DDR II CHANNEL A DDR II CHANNEL B 1X PCI-E<PORT1> 2. NRL lok IGRM PU YONH/MERON eleron u-fpg PIN PU Thermal Sensor GMT- EXT.LOK GEN ISG-T attery In / & harge FS RT x -SU -Pin L " Square XG RT Hx LVS MHZ N LISTOG GML R II HNNEL R II HNNEL MHZ MHZ Memory ual

More information

SHELBY-INTEGRATED CLOCKS ICS PG 17. sdvo SI1362 PG 18 USB2.0 (P5,P6) USB2.0 (P3,P4) USB2.0 (P7) 1394 CONN PG 25 USB2.

SHELBY-INTEGRATED CLOCKS ICS PG 17. sdvo SI1362 PG 18 USB2.0 (P5,P6) USB2.0 (P3,P4) USB2.0 (P7) 1394 CONN PG 25 USB2. IMVP- PU VR PG RUN POWER SW PG UIO ST00 PG, / +V_SR +VSUS PG /TT ONNETOR TT SELETOR TT HRGER POWER / R-SOIMM PG, R-SOIMM PG, ST - H PG Internal Media ay -ROM PG S/PIF to OK PG udio Jacks PG RJ to OK PG

More information

QUANTA COMPUTER INC.

QUANTA COMPUTER INC. QUNT OMPUTER IN. PGE ontent PGE ontent 0 0 0 T PGE OVER T LOK IGRM NW/PS (HOST US) NW/PS (POWER/N) MH (Host bus) MH (GP bus & HU I/F) GMH (PWR & GN) GMH R- & R- IH-M(PU,PI,IE) IH-M (US,HU,LP) IH-M(POWER&GN)

More information

TE1 Block Diagram. Intel. Merom (35W) FSB(667/800MHZ) Page 18 CRT. PCI-E 16X Lan. Crestline GM 533/ 667 MHZ DDR II. Page 5,7,8,9,10,11.

TE1 Block Diagram. Intel. Merom (35W) FSB(667/800MHZ) Page 18 CRT. PCI-E 16X Lan. Crestline GM 533/ 667 MHZ DDR II. Page 5,7,8,9,10,11. P STK UP TE lock iagram LYER : TOP LYER : S LYER : IN LYER : V LYER : IN LYER : IN LYER : S LYER : OT V_ORE HMI Page LE PNEL Page HMI RT Page 0 Transmitter Sil Page L PNEL Page LE river I Page zalia SVO

More information

P STK UP LYER : TOP LS lock iagram LYER : S LYER : IN LYER : IN LYER : V LYER : OT V_ORE +.V +.V +.V +.VSUS +VPU +V_S +VSUS +V +VPU +V_S +V SMR_VTERM SMR_VREF HMI Page TV-OUT Page RT Page L(WXG+.W) Page

More information

othan RJ lock iagram PIN (micro F-PG) P,,, w, w inch XG, SXG+ / MHz VI M/M LVS L P LVS lviso GM/PM RII / UNUFFERE RII SOIMM P Hyper memory P,, R/G/ RT PIE Lanes P R/G/ PIN (micro FG) P,,, RII / UNUFFERE

More information

P STK UP LYER : TOP LYER : SGN LYER : IN PU ORE ISL Li / lock iagram PU Penryn PU THERML SENSOR.MHz 0 LYER : IN LYER : V LYER : OT P (upg)/w LK_PU_LK,LK_PU_LK# LK_MH_LK,LK_MH_LK# REFLK,REFLK# REFSSLK,REFSSLK#

More information

MA1 SYSTEM BLOCK DIAGRAM. Intel Dothan/Yonah Processor. 478 ufcpga. VinaFix.com P3,4. FSB 533/400MHz. Alviso-GM GMCH PCI-EXPRESS 82875GM/GME

MA1 SYSTEM BLOCK DIAGRAM. Intel Dothan/Yonah Processor. 478 ufcpga. VinaFix.com P3,4. FSB 533/400MHz. Alviso-GM GMCH PCI-EXPRESS 82875GM/GME M (.V &.VSUS ) P M SYSTEM LOK IGRM 'TL.M S ( VP.V ) S ( VG_ORE ) M ( VPU & VPU) M ( PU_ORE ) TTERY HRGER TTERY SELET ISHRGE TO Port Replicator MI IN JK P H (PT OR ST) V YV H(PT & P ST)/-ROM/US F Line-in

More information

SVT-2 REV : 3C

SVT-2 REV : 3C / ( VRM & VR0 ) MX0 P / ( VRM ) MXETG P / ( VRM & V0R ) MX & F P / ( VM & VM ) MX0ETU PU ORE ( VPUORE ) ISL HRGER MXETI TSURUMI KVT P P P0 ( V & V & VR & VR ) P R II SOIMM0 R II SOIMM VR R_VREF V0R P,0

More information

ZG5 NB Block Diagram

ZG5 NB Block Diagram VTERM(+0.V) VTT(+.0V) +.VSUS +.V +.VSUS +.V +.V VPU +.V +.VSUS L_.V L_V +V RT P." panel P LVS ZG N lock iagram iamondville VORE:+. ~ +0. VP:+.0V V:+.V or +.V FS GMS P, HOST P R P LVS, MI, R LK P POWER

More information

CPU NORTH BRIDGE SOUTH BRIDGE

CPU NORTH BRIDGE SOUTH BRIDGE 0_lock iagram 0_System Setting 0_Power Sequence 0_lock Gen_ISLPR 0_iamondville_US 0_iamondville_PWR 0_N-GMS(HOST) 0_N-GMS(MI) 0_N-GMS(GRPHI) 0_N-GMS(R) _N-GMS(PWR) _N-GMS(PWR) _N-GMS() _S-IHM(PWR) _S-IHM()

More information

DC/DC NVDD/+1.2V +3V/+5V +1.05V/+1.8VSUS/+1.8V/+0.9V +1.5V/+2.5V. HOST BUS 533/667 MHz. Page 12,13,14,15 INT_LVDS INT_TVOUT INT_VGA +2.

DC/DC NVDD/+1.2V +3V/+5V +1.05V/+1.8VSUS/+1.8V/+0.9V +1.5V/+2.5V. HOST BUS 533/667 MHz. Page 12,13,14,15 INT_LVDS INT_TVOUT INT_VGA +2. INT@:UM XT@:iscrete V@:M VRM V@:M VRM G@:LN 0 G@:LN G@:LN 0 0.V 0.VSUS.VSUS R-SOIMM Page 0, R-SOIMM Page 0, Parallel-H Page L (odec) & MP Page 0 Multi-ay Head phone Page Internal-MI Page LIN-IN Page Page

More information

core Tiny6410.sch DM9000 DM9000-etc.sch AC97 AC97-etc.sch USB HUB USB-HUB.sch Tiny6410SDK 1103

core Tiny6410.sch DM9000 DM9000-etc.sch AC97 AC97-etc.sch USB HUB USB-HUB.sch Tiny6410SDK 1103 core Tiny0.sch M000 M000-etc.sch -etc.sch US HU US-HU.sch Tiny0SK 0 M_ VV V V V V V V V V V VN VSYN VLK VUS OTGI OTGM OTGP IN0 S_LK S_n S_T0 S_T OUT0 INT INT INT RST ( 红色 ) Tiny0 Tiny0 P Power Supply S

More information

KEIm Baseboard. PAGE DESCRIPTION 1 Block Diagram, History 2 SoM Connector. 3 LCD Connector. 4 Ethernet. 5 UART 6 Analog 7 Peripheral 8 Power

KEIm Baseboard. PAGE DESCRIPTION 1 Block Diagram, History 2 SoM Connector. 3 LCD Connector. 4 Ethernet. 5 UART 6 Analog 7 Peripheral 8 Power KEIm aseboard REV TE PGES ESRIPTION.0.0 Oct//0 ll INITIL REVISION RELESE..0 Feb//0 ll MP REVISION RELESE PGE ESRIPTION lock iagram, History SoM onnector L onnector Ethernet URT nalog Peripheral Power KONO

More information

Penryn 479 ufcpga. NB Cantiga

Penryn 479 ufcpga. NB Cantiga OM MRK IV@: INT VG EV@: STUFF FOR EXT VG SP@: STUFF FOR UM or VG X'TL.MHz LOK GENERTOR IS: SELGO: SLGSPTTR RII SO-IMM SO-IMM P P ual hannel R / MHz Penryn ufpg N antiga FS / MHz P, P, P, P, P, P, P P,

More information

T76S: MEROM/965-PM/ICH8-M/NB8M-SE BLOCK DIAGRAM

T76S: MEROM/965-PM/ICH8-M/NB8M-SE BLOCK DIAGRAM TS: MEROM/-PM/IH-M/NM-SE LOK IRM LOK EN. ISLPRLF-T R VRM*(X) Merom PE ufp FN Thermal sensor F PE PE,, PE FS 00 MHz LVS nvii NM-SE PE RT PE POWER RESTLINE PM PIE * PE ~ R-II SO-IMM R MHz VORE PE 0 SYSTEM

More information

FP7 (CULV) BLOCK DIAGRAM

FP7 (CULV) BLOCK DIAGRAM FP (ULV) LOK IGRM P STK UP 0 L HI TOP GN IN IN V OT PU SU00 eleron FS /00/0 P (G) 0W PGE,, PU THERML SENSOR PGE LK_PU_LK,LK_PU_LK# LK_MH_LK,LK_MH_LK# LK_PIE_VG,LK_PIE_VG#.MHz LOK GEN RTMN-0-V-GRT PGE RIII-on

More information

Z06 SYSTEM BLOCK DIAGRAM

Z06 SYSTEM BLOCK DIAGRAM OM MRK IV@: INT VG EV@: STUFF FOR EXT VG SP@: STUFF FOR UM or VG X'TL.MHz LOK GENERTOR IS: SELGO: SLGSPTTR RII SO-IMM 0 SO-IMM P Z0 SYSTEM LOK IGRM P ual hannel R /00 MHz Penryn ufpg N antiga P, P FS /00/0

More information

J1B B1 B3 B5 B7 B9 B11 B13 B15 B17 B19 B21 B23 B25 B27 B29 B31 B33 B35 B37 B39 B41 B43 B45 B47 B49 B51 B53 B55 B57 VCC VCC USB_DET

J1B B1 B3 B5 B7 B9 B11 B13 B15 B17 B19 B21 B23 B25 B27 B29 B31 B33 B35 B37 B39 B41 B43 B45 B47 B49 B51 B53 B55 B57 VCC VCC USB_DET GP0 GP0 GP0 P0 GP0 GP GP GP GP GP GP GP P GP0 GP GP GP GP GP GP GP GP0 GP GP GP GP GP GP GP GP0 GP GP GP GP GP GP GP GP0 GP GP GP GP GP GP GP GP00 UINO ONE PIN EFINE GP0 GP GP GP GP GP GP GP GP0 GP GP

More information

DM1 DC/DC CPU VR PG 43 PG 39 LVDS. Chrontel 7009 DVOB TV EN-CONDE PG 13 USB ATA 66/100 ATA 66/100 33MHZ, 3.3V PCI PHY PG 32 SWITCH PG 33 USB

DM1 DC/DC CPU VR PG 43 PG 39 LVDS. Chrontel 7009 DVOB TV EN-CONDE PG 13 USB ATA 66/100 ATA 66/100 33MHZ, 3.3V PCI PHY PG 32 SWITCH PG 33 USB M RUN POWER SW PG /TT ONNETOR TT SELETOR PG PG othan (Micro-FPG) PG, / PG PU VR PG Vtt & V_._MH.V,.V.V,.V PG 0 PG, LOKS PG RESET KT PG R-SOIMM PG 0 R-SOIMM PG 0 R-Termiation TT HRGER PG 00// MHZ R PS.V

More information

PA1A BLOCK DIAGRAM NWD/PRESCOTT / SPRINGDALE

PA1A BLOCK DIAGRAM NWD/PRESCOTT / SPRINGDALE P LOK IGRM NW/PRSOTT / SPRINGL /TT ONNTOR TT HRGR PG PG NW/PRSOTT Pins (Micro-FPG) PU Thermal Sensor PG locking K PG PU OR ISL PG, / MX PG PG R-SOIMM R-SOIMM Primary Master I - H PG HNNL R SRM.V, MHz.

More information

VER : 3A. Thermal Sensor & Fan P37 LVDS. E-switch PI2PCIE412-DZHE LVDS MXM III-NB8E (GT/SE/GLM) VRAM 256M VRAM 512M P18 HDMI HDMI P19 P17 SPDIF_MXM

VER : 3A. Thermal Sensor & Fan P37 LVDS. E-switch PI2PCIE412-DZHE LVDS MXM III-NB8E (GT/SE/GLM) VRAM 256M VRAM 512M P18 HDMI HDMI P19 P17 SPDIF_MXM Module Y Mini PI (for ebug) P H / O (ST) P P X'TL.MHz LOK GENERTOR YLFXT RII SO-IMM RII SO-IMM P H (ST) P H / O (PT) P P in ard Reader ontroller R P,P in ard Reader connector P ST ST PT PI us MX(Maddog.)

More information

Sapporo 1.0 BLOCK DIAGRAM

Sapporo 1.0 BLOCK DIAGRAM PU ORE.V/.V /.V/.VM VPU/VPU Sapporo. LOK IGRM P P P Merom Pins (Micro-FG) P,P PU Thermal Sensor MX P.MHz lock Generator K P.V/SMR_VTERM/SMR_VREFP TT HRGER MX/ ISHRGE VM_LN_SW/V_S/V_K/VSUS/V P V/VSUS P

More information

Intel ECX Form Factor POC Board Based on Intel 915GM Chipset

Intel ECX Form Factor POC Board Based on Intel 915GM Chipset Intel EX Form Factor PO oard ased on Intel GM hipset TITLE OVER SHEET LOK IGRM PU K- LOK SYNTHESIZER INTEL GM GMH R SO-IMM INTEL FM IH-M IH IE,F,US,FP LVS,ST,FWH,PS/ LN(INTEL QM/ER) SUPER I/O(WHF),F,IO

More information

VM9M Block Diagram Intel UMA

VM9M Block Diagram Intel UMA hexainf@hotmail.com GRTIS - FOR FREE lock iagram Intel UM VER : F POWER /TT ONNETOR PG TT HRGER RUN POWER SW +.V_SUS/+V_SUS +V/+.V/+.V PG PG Penryn ( Micro-FPG) PG, 00/0 MHz antiga FN & THERML EM--IZL-TR

More information

BIOSTAR GROUP VER:6.7. uatx. 775 CPU, FSB1066, PCI-Ex16, PCI-Ex1,DDR-II* 2, 10/100 LAN,PCI*2

BIOSTAR GROUP VER:6.7. uatx. 775 CPU, FSB1066, PCI-Ex16, PCI-Ex1,DDR-II* 2, 10/100 LAN,PCI*2 TITL over She_ lock iagram General Spec. hange Lise omponent Size Processor North ridge South ridge lock Synthesizer) Sdram imms PI-x Slot Pci Slot PI-x Slot I onnectors TX Power & ypass P OM, PS, US,

More information

Model Name: 8I945GMF. Revision 1.0

Model Name: 8I945GMF. Revision 1.0 Model Name: IGMF SHEET TITLE Revision.0 SHEET TITLE 0 0 0 0 0 0 0 0 0 0 0 OVER SHEET LOK IGRM OM & P MOIFY HISTORY P_LG_ P_LG_ P_LG_ P_LG_,E,F,G GMH-LKEPORT_HOST GMH-LKEPORT_RII GMH-LKEPORT_PI E, MI GMH-LKEPORT_INT

More information

CPU Intel Penryn (Socket P) 3,4. FSB 800/1067 MHz. Cantiga GM LVDS. Panel CRT VGA. x4 DMI. 34 x 34mm 1329 FCBGA HDMI 10~15 DMI X4.

CPU Intel Penryn (Socket P) 3,4. FSB 800/1067 MHz. Cantiga GM LVDS. Panel CRT VGA. x4 DMI. 34 x 34mm 1329 FCBGA HDMI 10~15 DMI X4. NOTE " UM lock iagram 00/0/ PU Intel Penryn (Socket P), FS 00/0 MHz Thermal Sensor G0 FN 0 0 LOK GEN. ISLPRSGLFT RII SOIMM, RII antiga GM x MI LVS VG Panel RT RII SOIMM, RII x mm FG HMI LEVEL SHIFTER PERIOM

More information

SIT REV : 3A

SIT REV : 3A Inverter"WXG VIN(V): W.V: W Power / converter Page 0~ lcok Gen. K0-M PU IS0 / P-M(othan)/eleron IS0 Page / Page V lock iagram SIT RV : 00-0- SVIO Page RT Page lviso-gm R /00 Page //// Page /0 WLN Mini-PI

More information

SVT REV : 3B

SVT REV : 3B Inverter"WXG VIN(V): W.V: W Power / converter Page 0~ lcok Gen. K0-M PU IS0 / P-M(othan)/eleron IS0 Page / Page V lock iagram SVT RV : 00-0- SVIO Page RT Page lviso-gm R /00 Page //// Page /0 WLN Mini-PI

More information

+12V R16 100K +12V R17 100K R19 R18 100K 100K AVPP BVPP C21. C20 0.1uF. 0.1uF NOTES:

+12V R16 100K +12V R17 100K R19 R18 100K 100K AVPP BVPP C21. C20 0.1uF. 0.1uF NOTES: +V +V R 00K U S S G G SI.V +V V _VPPEN _VPPEN0 _VEN _VEN0 _VPPEN _VPPEN0 _VEN _VEN0 R0 00K R 00K + 0uF _VPPEN _VPPEN0 _VEN _VEN0 _VPPEN _VPPEN0 _VEN _VEN0 V 0.uF U VIN VPPIN VPP0 VPP V0 V VPP0 VPP V0 V

More information

+12V R17 100K +12V R18 100K R19 100K R20 100K AVPP BVPP. C21 0.1uF. C20 0.1uF NOTES:

+12V R17 100K +12V R18 100K R19 100K R20 100K AVPP BVPP. C21 0.1uF. C20 0.1uF NOTES: +V +V R 00K U S S G G SI.V +V V _VPPEN _VPPEN0 _VEN _VEN0 _VPPEN _VPPEN0 _VEN _VEN0 R 00K R 00K + 0uF _VPPEN _VPPEN0 _VEN _VEN0 _VPPEN _VPPEN0 _VEN _VEN0 V U VIN VPPIN VPP0 VPP V0 V VPP0 VPP V0 V SHN 0

More information

A8E/A8S Merom/GM965/PM965 BLOCK DIAGRAM CPU ... MEROM. 3,4 HOST BUS CRESTLINE GM965/PM965 11~15 X4 DMI PCI EXPRESS X1 3 3 SYSTEM

A8E/A8S Merom/GM965/PM965 BLOCK DIAGRAM CPU ... MEROM.  3,4 HOST BUS CRESTLINE GM965/PM965 11~15 X4 DMI PCI EXPRESS X1 3 3 SYSTEM E/S Merom/GM/PM LOK IGRM E Sub block iagram / OM option VI ual H. HOST US RT & TV ON LVS & INV ON VORE R SRM /MHz SYSTEM.VS &.0VS R & VTT +VO & +.VS HRGER PI ETET PROTET LO SWITH FLOWHRT VG ON US x /T

More information

Merom / Crestline / ICH8-M

Merom / Crestline / ICH8-M VI ocking(rq) US (US) X LN 0/00/G MOEM udio/spdif JK RT/S-Video Parallel/Serial Port VI Port PS Port * attery harger VI / 0 hrontel PG US PORT X US0~ PG US~ PG Modularity PT O/H UX attery PG PG 0 SVO RII-SOIMM

More information

PCB NO. DM205A SOM-128-EX VER:0.6

PCB NO. DM205A SOM-128-EX VER:0.6 V. M0 M M M M M M M MQM0 MQS0N MQS0P M M M0 M M M M M MQM MQSN MQSP U RM R0 Q00 M0 U Q0 M T Q0 M R Q0 M U Q0 M U Q0 M T Q0 M T Q0 M T M0 M U QS0N M U QS0P M0 M W0 Q0 M W Q0 M V0 Q0 M U0 Q M W Q W Q 0 V

More information

CD-DET TP5_CS- LCDPWR RFPWR CHPD5 GP05 GP25 RST5 L13 D12 D11 D10 LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS- LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS-

CD-DET TP5_CS- LCDPWR RFPWR CHPD5 GP05 GP25 RST5 L13 D12 D11 D10 LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS- LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS- SPST SW L 0uH.uF TP HEER NO STUFF TP 0 HEER NO STUFF TP TP pf Y.uF.uF 0 HEER NO STUFF 0 HEER NO STUFF MHz, 0ppm pf.uf (OUT) (IN) R 0K /W % 0uF OUT OUT OUT OUT KLT L 0 L_MISO L_MOSI L_SK S_S- L_S- L_- L_

More information

BL1 CELERON-M/PENTIUM-M. VF-co-cc. INTEL Mobile_479 CPU. Page:2, 3 HOST BUS 400MHZ NB RC410MB/RC410MD ATI. Page: 5, 6, 7, 8 2X PCIE.

BL1 CELERON-M/PENTIUM-M. VF-co-cc. INTEL Mobile_479 CPU. Page:2, 3 HOST BUS 400MHZ NB RC410MB/RC410MD ATI. Page: 5, 6, 7, 8 2X PCIE. PU ORE SENTEH S VPU V_S/VSUS V VSUS/V V/V.V_S MXIM MXETJ.VSUS/.V.V MXIM MXEEI.V SENTEH S*.VSUS.V GMT G Page: Page: Page: TTERY HRGER MXIM MX Page: Page:, Power State Table Power Name ontrol Signal V_ORE

More information

REV MODEL CHANGE LIST FIRST RELEASE

REV MODEL CHANGE LIST FIRST RELEASE MOEL NT M/ REV FIRST RELESE HNGE LIST PGE: hange OREVTT power good circuit for ORE V Sequence. PGE,: dd PU PROHOT IRUT (Throttle) at battery only. PGE: ecause system.v will change to.v for support.v VRM

More information

RSC CHIP VDD P05 P03 P01 P04 VDD GND PWM0 AVDD VDD AVDD P0-2 P0-5 P0-1 P0-6 P0-4 P0.3 GND P00. Y1 3.58MHz P00 P01 AGND P01 P00 P02 P02 P07 P0-0 P0-7

RSC CHIP VDD P05 P03 P01 P04 VDD GND PWM0 AVDD VDD AVDD P0-2 P0-5 P0-1 P0-6 P0-4 P0.3 GND P00. Y1 3.58MHz P00 P01 AGND P01 P00 P02 P02 P07 P0-0 P0-7 Place as close to pins of U as possible. RS HIP 0-00 RS-x emo/evaluation oard: RS-000 Thursday, ecember, 00 Size ocument Number Rev ate: Sheet of P XI P0 P0 P0 P0 P00 PN P0 P0 P0 P0 P0 P0 P0 P0 P XO -XM

More information

Virtex 5 FF1136 DUT. Single Ended Socket Clocks 2X. Differential SMA MGT Clocks 2X D. Differential SMA Clocks 2X. Upstream Connector.

Virtex 5 FF1136 DUT. Single Ended Socket Clocks 2X. Differential SMA MGT Clocks 2X D. Differential SMA Clocks 2X. Upstream Connector. PGE System Monitor ux PGE System Monitor PGE System ce Upstream PGE Upstream onnector PGE Single Ended Socket locks X PGE ifferential SM locks X PGE ifferential SM MGT locks X PGE - Power us and Switches

More information

BF4 BLOCK DIAGRAM. Mobile P4 prescott or Celeron prescott. North Bridge: 852GME (Montara-GT) Sourth Bridge: ICH4-M. Clocking

BF4 BLOCK DIAGRAM. Mobile P4 prescott or Celeron prescott. North Bridge: 852GME (Montara-GT) Sourth Bridge: ICH4-M. Clocking F LOK IGRM PU OR V PG, POWR IRUIT PG.. TTRY HRGR PG Mobile P prescott or eleron prescott Pins (Micro-FPG) PG, PU Thermal Sensor PG locking K PG PS R-SOIMM PG R-SOIMM Primary I - H PG R SRM.V LVS L Panel

More information

VIA Apollo ProMedia Board Schematics

VIA Apollo ProMedia Board Schematics VI pollo ProMedia oard Schematics 0TF TITLE SHEET No. OVER SHEET SOKET 0 PROESSOR, NORTH RIGE VT0/, SOUTH RIGE VT/, LOK SYNTHESIZER GTL+ US N PULL UP RESISTORS SRM IMM SLOTS / 0 PI SLOT & PI SLOT PI SLOT

More information

EUCLID SPB. Model Name: 8I945GME. Revision 1.0 REAR AUDIO JACK DISCRETE POWER VCORE PWM_ISL6556 ATX, OTHERS POWER RTL8110S/RTL8100C FRONT PANEL

EUCLID SPB. Model Name: 8I945GME. Revision 1.0 REAR AUDIO JACK DISCRETE POWER VCORE PWM_ISL6556 ATX, OTHERS POWER RTL8110S/RTL8100C FRONT PANEL SHEET 0 0 0 0 0 0 0 0 0 0 0 Model Name: IGME TITLE Revision.0 SHEET TITLE OVER SHEET LOK IGRM OM & P MOIFY HISTORY 0 P_LG_ P_LG_ P_LG_ P_LG_,E,F,G GMH-LKEPORT_HOST GMH-LKEPORT_RII GMH-LKEPORT_PI E, MI

More information

Merom. Page 3,4 HOST. 667/800MHz NORTH BRIDGE INTEL. Crestline. Page 5 ~ 10. DMI Interface SOUTH BRIDGE INTEL ICH8-M.

Merom. Page 3,4 HOST. 667/800MHz NORTH BRIDGE INTEL. Crestline. Page 5 ~ 10. DMI Interface SOUTH BRIDGE INTEL ICH8-M. MS- VER :.0 0 : LOK IRM 0 : PLTFORM 0 : Merom- (HOST US) 0 : Merom- (POWER/N) 0 : RESTLINE- (HOST US) 0 : RESTLINE- (MI/V) 0 : RESTLINE- (R) LVS 0 : RESTLINE- (POWER-) Page 0 : RESTLINE- (POWER-) 0 : RESTLINE-

More information

Generated by Foxit PDF Creator Foxit Software For evaluation only.

Generated by Foxit PDF Creator Foxit Software   For evaluation only. I_ST I_SLK K_% R K_% R L_0 L_ L_ L_ KEY TON_STHL /F NN_ NN_ P M VS OUTL P OUTR VR MIIN VREF V HOSI LOSI R X pf LOSO.KHZ M_% pf HOSO X pf MHz HOSI 0 pf POWER Generated by Foxit PF reator Foxit Software

More information

CONTENTS: REVISION HISTORY: NOTES:

CONTENTS: REVISION HISTORY: NOTES: ONTENTS: PGE - ONTENTS PGE - POWER, XOS PGE - SI, SI, JTG PGE - S/eMM, US, HMI, GPIO, OMPOSITE PGE - SOIMM REVISION HISTORY: V.0 - /0/0 NOTES: These reduced schematics omit core SMPS and LPR circuitry

More information

FM6B Hepburn Intel UMA

FM6B Hepburn Intel UMA FM Hepburn Intel UM VER : POWER /TT ONNETOR PG R-SOIMM PG, R-SOIMM PG, SYSTEM RESET IRUIT TT HRGER RUN POWER SW +.V_SUS/+V_SUS +V/+.V/+.V MHZ R II MHZ R II ST-O PG PG PG PG ST Merom or Penryn ( Micro-FPG)

More information

#1 10P/DIL NORTH #3 #3 #3 #3 #3 #3 #3 #3 R198 RES0603 RES0603 DNP DNP DNP RES0603 RES0603 RES SDI_N 3-SDO_N 3-ALERT_N 3-CS_N 3-SCLK_N 3-CONV_N

#1 10P/DIL NORTH #3 #3 #3 #3 #3 #3 #3 #3 R198 RES0603 RES0603 DNP DNP DNP RES0603 RES0603 RES SDI_N 3-SDO_N 3-ALERT_N 3-CS_N 3-SCLK_N 3-CONV_N P REVISION REOR J SP88 0 - RE N_JK P 90-00_-POS TP # - Remove these components to stack north # - Populate these components to stack north Use k Resistors or adjust as needed Header - Molex 90-0 PITORS,

More information

Reference Schematic for LAN9252-SPI/SQI+GPIO16 Mode

Reference Schematic for LAN9252-SPI/SQI+GPIO16 Mode Reference Schematic for LN-SPI/SQI+GPIO Mode onfigurations SPI/SQI+GPIO Mode EEPROM - F (High) Port mode Port0 & Port = opper Page No. Schematic Page Title Power Supply LN(Part) LN(Part), Strap & EEPROM

More information

UW3 Block Diagram. XDP Page 31. Page 3~5. Port x3 WWAN. Page 20 Page 16. Page 6~10. SIM Card. Page 20 AUDIO CODEC IDT 92HD79BX

UW3 Block Diagram. XDP Page 31. Page 3~5. Port x3 WWAN. Page 20 Page 16. Page 6~10. SIM Card. Page 20 AUDIO CODEC IDT 92HD79BX P STK UP L LYER : TOP LYER : SGN LYER : IN LYER : IN LYER : V LYER : OT SYSTEM POWER +VPU/+VPU(RT) R SMR_VTERM +.VSMVREF/+.VSUS(RT) PGE PU ORE RT GFX ORE(RT) PGE +.V(RT) PGE +.V(RT) PGE VP.V(RT) PGE PGE

More information

A B C D REVISIONS +3V J39 PHY_INT TXD15 TXPAR PRST AC16 AC21 AD22 AF22 AE22 AF17 AC22 AE16 AE21 AD18 AE7 AD17 AE19 AE20 AF20 AC20 A16 B13 TXD14

A B C D REVISIONS +3V J39 PHY_INT TXD15 TXPAR PRST AC16 AC21 AD22 AF22 AE22 AF17 AC22 AE16 AE21 AD18 AE7 AD17 AE19 AE20 AF20 AC20 A16 B13 TXD14 A ISIONS ZONE LTR ESRIPTION ATE APPROVE A INITIAL RELEASE --_0:0 J 0 0 0,,,, AF JP PAR [:0] ON PIV 0 SO LAV EN LK PHYS M LK STAT_A M0 M R R R R R R R 0K J J AR AR[:0] AR AR AR AR0 AR AR[:0] AR AR AR AR0

More information

Virtex 5 FF1738 DUT. Single Ended Socket Clocks 2X. Differential SMA Clocks 2X. Differential SMA MGT Clocks 2X D. Upstream Connector.

Virtex 5 FF1738 DUT. Single Ended Socket Clocks 2X. Differential SMA Clocks 2X. Differential SMA MGT Clocks 2X D. Upstream Connector. PGE System Monitor ux PGE System Monitor PGE System ce Upstream PGE Upstream onnector PGE Single Ended Socket locks X PGE ifferential SM locks X PGE ifferential SM MGT locks X PGE 0- Power us and Switches

More information

CLKOUT CLKOUT VCC CLKOUT RESOUT OSCOUT ALE TEST AD0 66 AD2 INT0 INT0 AD INT1 AD INT2/INTA0 AD5 AD7 AD7 INT AD8 AD8 AD10

CLKOUT CLKOUT VCC CLKOUT RESOUT OSCOUT ALE TEST AD0 66 AD2 INT0 INT0 AD INT1 AD INT2/INTA0 AD5 AD7 AD7 INT AD8 AD8 AD10 I U N R 00K RSIN* RST S N.0u Y LK TP RP K L TP USY INT0 INT RISMINT P.0 P. P. P. P. P. P. RY OL RX0 TX0 T P.0 P. P. P. S* S* S* S* RROR* SLK U LKIN LKOUT LKOUT LKIN LKOUT OSOUT 0 OSOUT L L RSIN* L 0 0

More information

A B C D TXD[15:0] TXD10 TXPAR 2.2K R38 RA12 1 RA13 AD10 +3V J98 PHY_INT HSERR R70 PRST TXPAR. ATM Physical Local Bus. Local Bus Interface.

A B C D TXD[15:0] TXD10 TXPAR 2.2K R38 RA12 1 RA13 AD10 +3V J98 PHY_INT HSERR R70 PRST TXPAR. ATM Physical Local Bus. Local Bus Interface. S J TXR0 TXR TXR TXR[:0] TXR TXR LK TX[:0] TX0 TX TX0 TX TX TX TX TX TX TX TX TX TX TX TX TX R 0K R 0K J J0 PIV R 0K TXPR R0. H/E0 H/E H/E TXLV TXSO J J HRST HLK HPERR HGNT HISEL HEVSEL HSTOP HTRY HIRY

More information

Headers for all pins sorted by pin no. (unpopulated) TSX-1001 Cortex-M0. Oscillator 44MHz

Headers for all pins sorted by pin no. (unpopulated) TSX-1001 Cortex-M0. Oscillator 44MHz V V Way type onnector US Type onnector x.v.v Regulators Headers for all pins sorted by pin no. (unpopulated) Prototyping area with power and GNs (unpopulated) RS Transceiver US to Serial onverter Expansion

More information

Penryn / Cantiga / ICH9-M

Penryn / Cantiga / ICH9-M PU THERML SENSOR.V PG RII-SOIMM RII-SOIMM 0.V_R_VTT.V_SUS.V V_R_MH_REF PG, Web am on L US V luetooth US V_SUS US PORT X US0~, V_SUS Fingerprint US O(fixed) V Internal H V.V PG PG PG PG PG PG HP SPI FLSH

More information

Power. Video out. LGDC Subsystem

Power. Video out. LGDC Subsystem Power LE_UX# LG Evaluation System: Mainboard Revision: P Reference I: 00 # Video out LG Subsystem _N[..0] SM[..0] I[..0] LE_UX# _N[..0] SM[..0] I[..0] LE_UX# _N[..0] SM[..0] I/O ISP_LK I[..0] ISP_[..0]

More information

HOSCO HOSCI AS M AS M C1 18P C2 18P C1 18P C2 18P GND VCC3 GPIOK7 R82 R82 10K A20 10K. #OffHook. FmHook #TRANSLED. VxBP 0.1U 0.

HOSCO HOSCI AS M AS M C1 18P C2 18P C1 18P C2 18P GND VCC3 GPIOK7 R82 R82 10K A20 10K. #OffHook. FmHook #TRANSLED. VxBP 0.1U 0. 0 #E0 GPIOK #MWR #MR #FWE HOSI KEYI0 GPIO0 HOSO V V VREFI KEYI GPIO GPIO_ V KEYO GPIO #E OUTR MIIN VMI GPIO_0 #LON V #HOL 0 0 #E KEYO GPIO 0 KEYO0 GPIO GPIO_ GPIO_0 #MR #MWR V V V V TSEL #E #E0 V HOSI

More information

B0549-SCH-01 RD VEGA STDP4028 (DVI to DPTx) Reference Design PCB# Revision History

B0549-SCH-01 RD VEGA STDP4028 (DVI to DPTx) Reference Design PCB# Revision History 0-SH-0 R-0 VEG STP0 (VI to PTx) Reference esign P# 00- Revision History SHEMTI SHEET ate uthor Version omments 0. ontents, Revision History Sept., 00 Tony W. Rev. Initial schematic. 0. Overview Oct., 00

More information

AS1117M3 or LM1117MPX-ADJ ADJ. C20 0.1uF + C56. + C57 10uF. 10 uf R K 1% R18 GND 10.0K 1%

AS1117M3 or LM1117MPX-ADJ ADJ. C20 0.1uF + C56. + C57 10uF. 10 uf R K 1% R18 GND 10.0K 1% K POWER SW JP EXTERNL POWER FUSE 0. uf VT 0 uf R SM or LMMPX-J VIN VOUT U 0.0K % J R.K % 0uF REG_V 0 0.uF REG_V J PV PV_US_TGT V_M0X POWER_SELET R0 0Ohm V to V ENTER POSITIVE.

More information

W7J: YONAH/CALISTOGA-PM/G72M BLOCK DIAGRAM

W7J: YONAH/CALISTOGA-PM/G72M BLOCK DIAGRAM WJ: YONH/LITO-PM/M LOK IRM PE LOK EN. I0 PE 0 MI PREMP & INT MI PE 0, PE PE PE R VRM* F TV OUT ZLI M PE LV RT ZLI L0 UIO_MP & INT PK PE PE PE nvii M PE,,,0,, PIF JK zalia PIE LP T PE,, PE,,,,0,, Yonah

More information

REVISION HISTORY DESCRIPTION INITIAL SCHEMATIC AIY REMOVED ANALOG SWITCHES CHANGED FEEDBACK

REVISION HISTORY DESCRIPTION INITIAL SCHEMATIC AIY REMOVED ANALOG SWITCHES CHANGED FEEDBACK REVISION HISTORY Notes - Unless otherwise noted. Resistances values in Ohms. apacitance values in micrarads (uf). ll 0.uF and 0.0uF capactors are decoupling and should be placed near the I they are shown

More information

Sirius-Rx-232. Sirius-Tx-232. SIRIUS-Rx. STATUS Prog RC-5. SIRIUS-Rx. Prog RCA-5 DAB-SDA DAB-SCL STAYUS AM-SMETER POWER-ON POWER-ON CE-PLL

Sirius-Rx-232. Sirius-Tx-232. SIRIUS-Rx. STATUS Prog RC-5. SIRIUS-Rx. Prog RCA-5 DAB-SDA DAB-SCL STAYUS AM-SMETER POWER-ON POWER-ON CE-PLL UIO-OUT& U&.SH Sirius-Tx- +V-SY Sirius-Rx- -S -SL - S MU MU.SH M&M M&M.SH M ST M-SMETER E-PLL +V- +V- T-IN T-IN T-LK +V-STY +V-STY T-OUT ate: -Sep-00 Sheet of ile: :\aa\t. rawn y: RS-Tx RS-Rx R- STYUS

More information

VF-co-cc. F3Jr CPU CLOCK GEN. ATI M64-M or M76-M NORTH DDR2 SO-DIMM0 BRIDGE DDR2 SO-DIMM1 TPM 1.2 INFINEON SLB9635 SOUTH BRIDGE EC ITE IT8510E

VF-co-cc. F3Jr CPU CLOCK GEN. ATI M64-M or M76-M NORTH DDR2 SO-DIMM0 BRIDGE DDR2 SO-DIMM1 TPM 1.2 INFINEON SLB9635 SOUTH BRIDGE EC ITE IT8510E 0 0 0 0 0 0 0 lock iagram ystem etting * PU-YONH(HOT) PU-YONH(PWR) * N-PM(HOT) * U ONN * I ROM * LE * R Mx x Option PU YONH MEROM W W LOK EN I 0 FJr 0 0 0 N-PM(MI & F) N-PM(RPHI) N-PM(R) N-PM(PWR) 0 &

More information

SY3. BlOCK DIAGRAM. Intel. TigerPoint. Intel PineView-M VGA LCD. USB CNN x2. Bluetooth WWAN. Camera

SY3. BlOCK DIAGRAM. Intel. TigerPoint. Intel PineView-M VGA LCD. USB CNN x2. Bluetooth WWAN. Camera SY lok IGRM LOK GEN SLGSPVTR 0 PU Thermal Sensor Intel PineView-M R/G/ VG attery In / & harge MHZ RII SO-IMM Micro-G LVS L Max. G US NN x luetooth SIM Socket WWN US.0 Intel MI x TigerPoint PI-E PI-E ST

More information

INDEX/ RESET& EEPROM JINPIN ELECTRICAL COMPANY LTD.ZHUHAI.S.E.Z SF_CE SF_SO SF_CLK SF_SI SF_CE SF_SO SF_CLK SF_SI PC_SCL PC_SDA SCL SDA RST

INDEX/ RESET& EEPROM JINPIN ELECTRICAL COMPANY LTD.ZHUHAI.S.E.Z SF_CE SF_SO SF_CLK SF_SI SF_CE SF_SO SF_CLK SF_SI PC_SCL PC_SDA SCL SDA RST N Updata /N P. R.K R 00 R 00 R.K P_SL P_S V R K SF_E U PMVF00 E SO WP VSS V HOL SK SI SF_LK V 0.UF/V SF_E SF_LK P_SL P_S SL S V SL' S' SF_E SF_LK P_SL P_S SL S V SL' S' U T 0 V WP SL S SL' S' 0.UF/V R

More information

AS1117M3 or LM1117MPX-ADJ REG_VDD ADJ. C20 0.1uF U6. + C57 10uF R K 1% GND 3.92K 1%

AS1117M3 or LM1117MPX-ADJ REG_VDD ADJ. C20 0.1uF U6. + C57 10uF R K 1% GND 3.92K 1% K POWER SW JP EXTERNL POWER FUSE 0. uf VT + 0 uf SM or LMMPX-J REG_V VIN VOUT + 0uF 0 0.uF U R 0.0K % J R.K % REG_V J PV PV_US_TGT V_M0X POWER_SELET R0 0Ohm V to V ENTER POSITIVE.

More information

FAN & THERMAL SMSC1423 PG 39 CLOCK SLG8SP513V (QFN-64) PG 17 LVDS. DP Port VGA. USB2.0 x 3. PCIEx1. PCIEx1 USB2.0. PCIEx2 USB2.0. PCIEx1 USB2.

FAN & THERMAL SMSC1423 PG 39 CLOCK SLG8SP513V (QFN-64) PG 17 LVDS. DP Port VGA. USB2.0 x 3. PCIEx1. PCIEx1 USB2.0. PCIEx2 USB2.0. PCIEx1 USB2. ELL *FM M/ P_N FM Hanks Intel UM VER : PW: WJ PW: M PW: WJ POWER /TT ONNETOR PG R-SOIMM PG, R-SOIMM PG, SYSTEM RESET IRUIT TT HRGER RUN POWER SW +.V_SUS/+V_SUS +V/+.V/+.V / MHZ R II / MHZ R II ST-O PG

More information

2.5V 1.2V / 1.5V CORE 3.3V I/O MOUNTING HOLES GROUND TESTPOINTS +5.0V DC IN. SoC Solutions FB2 R K C12 15 PF FERRITE_BEAD C14 C C13 2.

2.5V 1.2V / 1.5V CORE 3.3V I/O MOUNTING HOLES GROUND TESTPOINTS +5.0V DC IN. SoC Solutions FB2 R K C12 15 PF FERRITE_BEAD C14 C C13 2. +.0V IN J PJ-0 _ONN VUS JP JUMPERT VUS_FP 00 F FERRITE_E..V U TPS0 GN F TGN PF R.K % VP. R K %.V /.V ORE.V I/O U TPS0 JP VP JP HR VP_GL U TPS0 R.K LM0EM -. JP HR VORE_GL VORE. GN F TGN 0 PF R.K % R K %.

More information

XIO2213ZAY REFERENCE DESIGN

XIO2213ZAY REFERENCE DESIGN XIOZY REFERENE ESIGN XIOZY Reference Size ocument Number Rev ate: Wednesday, September, 00 Sheet of TP+ TP- TP+ TP- TPIS TP+ TP- TP+ TP- TPIS TP0+ TP0- TP0+ TP0- TPIS0 REFLK+ REFLK- V_ V_ V_ORE PLLV_ORE

More information

Virtex 5 FF1760 DUT. Differential SMA Clocks 2X D. Single Ended Socket Clocks 2X. Upstream Connector. Upstream. Power Bus and Switches 5V

Virtex 5 FF1760 DUT. Differential SMA Clocks 2X D. Single Ended Socket Clocks 2X. Upstream Connector. Upstream. Power Bus and Switches 5V PGE System Monitor ux PGE System Monitor PGE System ce Upstream PGE Upstream onnector PGE Single Ended Socket locks X PGE ifferential SM locks X PGE -0 Power us and Switches V OR V JK RIK VINT VINT JK

More information

L13X DAUGHTER CARDS TABLE OF CONTENTS REV SL NO. TABLE OF CONTENTS VERSION VERSION HISTORY BLOCK DIAGRAM 4 UART-0 INTERFACE

L13X DAUGHTER CARDS TABLE OF CONTENTS REV SL NO. TABLE OF CONTENTS VERSION VERSION HISTORY BLOCK DIAGRAM 4 UART-0 INTERFACE LX UGHTER RS TLE OF ONTENTS SL NO. ONTENTS PGE NO REV TLE OF ONTENTS VERSION HISTORY VERSION.0.. LOK IGRM URT-0 INTERFE N US INTERFE URT INTERFE PROFI US & SOFT IR INTERFE SOFT URTS REV NO. NTURE OF HNGE

More information

DISPLAY 1 DISPLAY 2 a. a b. a f. a f. b g. c d. c d. 16 x 2 HD44780 BASED ALPHANUMERIC DISPLAY LCD 16 X 2

DISPLAY 1 DISPLAY 2 a. a b. a f. a f. b g. c d. c d. 16 x 2 HD44780 BASED ALPHANUMERIC DISPLAY LCD 16 X 2 SEGMENT LE ISPLY R MUX MUX MUX MUX R nf SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ U R xt P P P P P P P P MX MX ss SL S P P P P P P P P nf S SEG_SL SEG_S SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_I_SL_

More information

CP2102 TESTAMATIC SYSTEMS POWER 5V TO 3.3V SECTION PINOUT CHECK DECOUPLING CAPACITORS. Btype USB connector TSPL_PPS_1 2.2

CP2102 TESTAMATIC SYSTEMS POWER 5V TO 3.3V SECTION PINOUT CHECK DECOUPLING CAPACITORS. Btype USB connector TSPL_PPS_1 2.2 VUS R V_IN V TO.V SETION.V SI_RX SI_TX 0E R PINOUT HEK MINISM00F- Resettable Fuse F 00m WHITE 00nF U GN EN IN IN TPS PG nc OUT OUT 0k R 0.V 00nF Power_Good MIRO US IS INITE S ON TX RX 0.uF VUS TR RI GN

More information

MSP430F16x Processor

MSP430F16x Processor MSP0x Processor V_. V_ V_. U Vcc Vcc R 0K SW, ETHER_T_00, ETHER_T_0, ETHER_T_0, ETHER_T_0, ETHER_T_0, ETHER_T_0, ETHER_T_0, ETHER_T_0 P.0/TLK P./T0 P./T P./T P./SMLK P./T0 P./T P./T /RST/NMI 0.u P UTTON_

More information

PCIextend 174 User s Manual

PCIextend 174 User s Manual PIextend 7 User s Manual Preliminary M6- February Sycard Technology 8-F Miraloma Way Sunnyvale, 98 (8) 79- (8) 79- FX PIextend 7 User s Manual Page. Introduction Sycard Technology's PIextend 7 PI extender

More information

PCnet-FAST+ Am79C PQFP

PCnet-FAST+ Am79C PQFP NOTE: Place bypass caps close to power pins. EEPROM Pnet-FST+ m 0 PFP EEPROM Revision ate rawn omments 0 S Initial Release. NetPHY-LP LT Reference esign 0// S // // RF NetPHY-LP_LT_ Wednesday, ugust, NetPHY-LP

More information

Reference Schematic for LAN9252-HBI-Multiplexed Mode

Reference Schematic for LAN9252-HBI-Multiplexed Mode Reference Schematic for LN-HI-Multiplexed Mode onfigurations HI Multiplexed mode EEPROM - F (High) Port mode Port0 & Port = opper Page No. Schematic Page Title Power Supply LN(Part) LN(Part), Strap & EEPROM

More information

R2 44.2K_1% 5DVCC 5DVCC GND COMP SS24 DW1. EC2 470uF/16V. 470uF/16V 内内内内内内 DW2; 去去 U103,L9 33V. 33V C15 NC/10uF 33V C17 D2 NC/UDZ33B-33V

R2 44.2K_1% 5DVCC 5DVCC GND COMP SS24 DW1. EC2 470uF/16V. 470uF/16V 内内内内内内 DW2; 去去 U103,L9 33V. 33V C15 NC/10uF 33V C17 D2 NC/UDZ33B-33V JK_P JP V V L 0u/N F FUSE() FUSE E 0uF/V E. V L 0u/N V 00nF 00nF V, R 00K 00nF U MP IN EN SS OMP 0nF S SW F 0.nF R K SW L u R.K_% R 0K_% V E 0uF/V V,,, ST-V V 00nF.uF 00P SS W ST-V E 0uF/V E 00nF TO U

More information

HIgh Voltage chip Analysis Circuit (HIVAC)

HIgh Voltage chip Analysis Circuit (HIVAC) ate: esigner: RWING NO: SLE: SHEET: OF TOP MK HIgh Voltage chip nalysis ircuit (HIV) March H_I_RSEL H_I_RSEL H_I_SEL H_I_ H_I_ H_I_ H_I_SEL H_I_SW H_I_S H_I_S H_I_S H_I_P H_I_P H_I_P H_I_P H_I_PSH H_I_PSL

More information

A_SYNCOUT1_P A_SYNCOUT1_N A_SYNCOUT2_P A_SYNCOUT2_N A_SYNCOUT3_P A_SYNCOUT3_N

A_SYNCOUT1_P A_SYNCOUT1_N A_SYNCOUT2_P A_SYNCOUT2_N A_SYNCOUT3_P A_SYNCOUT3_N ate: //00 heet of File: :\User\..\MFO.choc rawn y: NIN_P NIN_N NOUT_P NOUT_N N_N N_P LE OLK_P OLK_N NTROUT_P NTROUT_N IN_P LK_P LK_N NV_P IN_N NV_N VO MFO.choc TK TI TO TK TI TO LK _IN ONE HWP INIT_ M

More information

ISA INTERFACE & POWER SELECTION Size Document Number Rev Custom. XR82C684 EVAL BOARD 1.2 Date: Monday, August 13, 2007 DO NOT INSTALL CON_AT62B

ISA INTERFACE & POWER SELECTION Size Document Number Rev Custom. XR82C684 EVAL BOARD 1.2 Date: Monday, August 13, 2007 DO NOT INSTALL CON_AT62B IS_IRQ V._0._0._0 O NOT IS_IRQ R K_0._0.0_0 J J.0_0 0 RV_RESET V RV_RESET V TP J IS TEST._0 TP V X [0..] [0..] GN GN -I/O H K RESRV V 0 IRQ V -V REQ -V U 0WS 0 0 V 0 -IO_HRY._0 GN -I/O H RY 0 -SMEMW EN

More information

SVS 5V & 3V. isplsi_2032lv

SVS 5V & 3V. isplsi_2032lv PU 000pF 000pF 000pF 0 000pF 000pF 000pF 000pF 000pF 000pF 000pF 000pF 000pF 000pF 0 000pF 000pF 000pF 000pF 000pF 000pF 000pF FLSH.0uF.0uF.0uF 0.0uF ata uffer.0uf.0uf.0uf.0uf SVS V & V.0uF.0uF.0uF isplsi_0lv.0uf.0uf

More information

NV11,4Mx16 DDR, RGB, INTERNAL DVI-I, AGP.

NV11,4Mx16 DDR, RGB, INTERNAL DVI-I, AGP. . NV.V 00PF 00PF 00PF 0.UF 0.UF 0.UF 0.UF 0UF 0UF 0 0.UF 0.UF.V TO- -pin package Semtech Z, Unisem US0 00 NV O- RG-PWR-IN.V@ /- 0mV 0UF 00PF 00PF 0 00PF 0UF 00PF 0UF 0 0.UF 0 00PF 0.UF 0 O0 U POWR SNS

More information

Realtek Semiconductor Corp. Title RTL8213(M)_FHG_V1.0

Realtek Semiconductor Corp. Title RTL8213(M)_FHG_V1.0 Fiber LE RJ M RYSTL EEPROM SRM & FLSH POWER PWRJK Jumper for GPIOs URT Realtek Semiconductor orp. RTL(M)_FHG_V.0 Size ocument Number Rev lock diagram.0 ate: Tuesday, November, 00 Sheet of ,, /ISGPIOSTP

More information

GIGABYTE GA-6OXT Reference Schematics

GIGABYTE GA-6OXT Reference Schematics E GIGYTE G-OXT Reference Schematics Revision :.0 TITLE OVER SHEET INTEL PIII SOKET-0 GMH (INTEL EP ) SRM SOKET (IMM,IMM,IMM) GP SLOT IH (INTEL 0) LOK SYNTHESIZER PI SLOTS ( PI,PI,PI,PI,PI ) FWH ( SST SL00

More information

D28 D28 1N4001 1N4001 R301 R375 R k. 10k R82 R82. 47k. 47k USB_IN. 20k. 20k R87 R87 +3V. C uF. C uF GND +1V8. C uF.

D28 D28 1N4001 1N4001 R301 R375 R k. 10k R82 R82. 47k. 47k USB_IN. 20k. 20k R87 R87 +3V. C uF. C uF GND +1V8. C uF. POWER_KEY POWER_OFF US_IN WKEUP H_ET HG_STTUS PLYKEY +VRT VT VUS +VRT LI_.V LI_.V VUS VT VTT VTT VTT +V +V +V +V VTT V +V T uf uf R k R k uf uf R k R k VIN VOUT U XPM U XPM Vbat ON ON ON ON KW ON/OFF KW

More information

FM6 Hepburn Intel Discrete GFX

FM6 Hepburn Intel Discrete GFX FM Hepburn Intel iscrete GFX VER : POWER /TT ONNETOR PG R-SOIMM PG, R-SOIMM PG, SYSTEM RESET IRUIT TT HRGER RUN POWER SW +.V_SUS/+V_SUS +V/+.V/+.V MHZ R II MHZ R II ST-O PG PG PG PG ST Merom or Penryn

More information

Project: Date. Version. Items V1.01 C C. SIM Technology TITLE DRAWN BY PORJECT. SIM800C+SIM28M_VTS Reference CONTENT VER CHECKED BY SIZE V1.

Project: Date. Version. Items V1.01 C C. SIM Technology TITLE DRAWN BY PORJECT. SIM800C+SIM28M_VTS Reference CONTENT VER CHECKED BY SIZE V1. Project: ate Version Items V.0 RWN Y PORJET SIM800+SIM8M_VTS Reference ONTENT HEKE Y V.0 SHEET of 7 POWER POWER -0V F0 0 L0 VIN LO X0 SM0 SWRH07 uh T-PIN-X TVS0 Z0 + 0 VT U0 VZ=V,Pd=W SM7 00uF V GN VOUT

More information

PS2_B_CLOCK PS2_B_DATA PS2_A_CLOCK PS2_A_DATA UART_C_RXD UART_B_RXD UART_A_RXD UART_C_TXD UART_B_TXD UART_A_CTS UART_A_TXD UART_A_RTS GPIO[0:31]

PS2_B_CLOCK PS2_B_DATA PS2_A_CLOCK PS2_A_DATA UART_C_RXD UART_B_RXD UART_A_RXD UART_C_TXD UART_B_TXD UART_A_CTS UART_A_TXD UART_A_RTS GPIO[0:31] V. V. V. V. PI_RX URT LK URT TX PI_RX _TS_EXPHR _RX_EXPHR _RX_EXPHR Uarts URT TS URT RTS URT TX URT RX PS LOK PS T PS LOK PS T URT TX URT RX URT TX URT RX V. V. Ethernet ETH RX[0:] ETH RXV ETH RXER ETH

More information

AD2_BUSY AD2_DIN AD2_DOUT AD2_/CS AD1_/CS AD1_DOUT AD1_DIN AD_SCLK AD_CCLK AD_OSC_EN AD1_BUSY AD_CONVERT GNDIO - P115

AD2_BUSY AD2_DIN AD2_DOUT AD2_/CS AD1_/CS AD1_DOUT AD1_DIN AD_SCLK AD_CCLK AD_OSC_EN AD1_BUSY AD_CONVERT GNDIO - P115 PL ENOER OUNTER / PWM MOTOR ONTROL / GLUE LOGI PL YPSS PITORS LE0 LE LE LE ESTOP_U ESTOP_IRQ _USY _IN _OUT _/S _/S _OUT _IN _SLK 0.uF +.V 0.uF 0.uF 0.uF 0.uF 0.uF 0.uF 0.uF P0.[0:] [0:] 0 P0. P0. P0. P0.

More information

H-LCD700 Service Manual

H-LCD700 Service Manual H-L00 Service Manual FULT ESIPTION: SOUN onfirm the volume isn t in silent mode before check. heck I0 () plug has audio output or not Speaker damaged heck I0 has supply V or not heck power heck I0 () plug

More information

Design Overview. Page 2 Power,Flash,SDcard User switch,reset switch. Page 3 Ethernet. Page 4 Audio. Page 5 USB. Page 6 JTAG,BOOTSW,LED,Header

Design Overview. Page 2 Power,Flash,SDcard User switch,reset switch. Page 3 Ethernet. Page 4 Audio. Page 5 USB. Page 6 JTAG,BOOTSW,LED,Header esign Overview Page Power,Flash,Scard User switch,reset switch. Page Ethernet Page udio Page US Page JTG,OOTSW,LE,Header isclaimer: Schematic's are for reference only. provides no warranty for the use

More information