BLOCK DIAGRAM THERMAL POWER (IMVP4) BANIAS 24.5W FAN PSB DDR TERMINATION LVDS MCHM MONTARA -GM 3.8W LCD 855GM/GME:266/ GM/GMV/GME:266/266/333

Size: px
Start display at page:

Download "BLOCK DIAGRAM THERMAL POWER (IMVP4) BANIAS 24.5W FAN PSB DDR TERMINATION LVDS MCHM MONTARA -GM 3.8W LCD 855GM/GME:266/ GM/GMV/GME:266/266/333"

Transcription

1 ard Reader N L NeNe Le LOK GN LOK IGRM North ridge GM GM GM GM GMV ischarge circuit R UIO MP & MI RUS PMI PU eleron anias othan(00) eleron anias othan(00) eleron anias othan(00) eleron anias othan(00) othan() eleron anias othan(00) othan() Function Key 0 MINIPI & UG PORT 0 Screw Hole ' O M L RT LN LN & Modem Jack FN LVS RG PI US.0 THRML NIS.W 0 MHM MONTR -GM.W 0 US X 0 HU IH.W PS US X for & WLN 0 R K 0 I Ultra T00 LP R TRMINTION SONRY I PRIMRY I SIO PRINTR PORT POWR (IMVP) 0 UL R SOIMM GMGM: GMGMVGM: SIR SSISVI LN:00 M:0 ardus:0 :0 FIL LIST 0_LOK IGRM 0_POWR IGRM 0_PU-NIS(HOST) 0_PU-NIS(PWR) 0_THRML 0_N-MHM(R) 0_N-MHM(HOST) 0_N-MHM(VG) 0_N-MHM(PWR) 0_UL R SOIMM _R TRMINTION _LVS & KLIGHT _RT ONNTOR _IH-M(HU_PI) _IH-M(H_U_I_PM) _IH-M(PWR) _IH-M_PULLUP _LOK-IS0 _LN-RTL00L 0_MINIPI _-R() _-R() _PMI SOKT _I-H _I-O _K-M _SIO-IT0 _IR&LPT_PORT _ISHRG IRUIT 0_O-L0 _UIO MP _MI _M&RJ&RJ _US _FN&udio J _FUNTION KY _PWR & RST SQ _VOR _.V&.V 0_.V&.V&.V&.0V _SYSTM _LO SWITH _HRGR _PI _TLOWS# _SRW HOL & M STTING _RVISION() _Power Net Reference _RVISION() _RVISION() 0_RVISION() _LOK IGRM _LOK IGRM H _Part Reference _Part Reference SUSTek OMPUTR IN. N ustom NL ate: Monday, November, 00 Sheet of 0 LOK IGRM.

2 System work voltage dapter in :. ~. V attery in :. ~.V _T_SYS +V. PU_VRON MX SUS#. LT (Regulator) SUS# TPS0 +VO SUS# SUS# (V_ON) SUS# SUS# M (Regulator) +.VO +.VO +.VO +VOR L () () () +.0VO () +V.S () VR_VI0-VR_VI PM_STPPU#.,PM_PRSLPVR.,PI#.,MH_OK.,LK_N# () VRM_PWRG +VO +V.SUS() +V.S +V. +V.S +VP () +VO (0.) SUS# SUS# SUS# SUS# SUS# SWITH +VS +VS +V +V +VS +V +V.S _VIN T_S TS# Power Signal ircuit +V.S : JP, page +V. : JP page 0 +V.S : JP page 0 +VP : JP page 0 +VS : JP page +V : JP page +V.SUS : JP page +V. : JP, page +V.S : JP page +V : JP page +V.S : JP page 0 +V : JP page 0 +V. : JP or page +V.S : JP page +V. : JP page SHUT_OWN# T_IN#_O IN_O _PR_U SUS# +.VO MI0-. LO PI + TL (harge) +.VO T () +V. SUS# +V.S TS# SUS# _PR_U SM_T SM_T PI HG N# HG L_UP PWR L_UP T_LLOW FS FJKTP _VIN L0 (Regulator) +VO (0m) +VHG (00m) SWITH (F0JK) +VLM MIM (Regulator) +VLWYS_M +V. LM00IM (Regulator) +.VRF (00u) +V.SUS M (LO) +V.SUS +VO +VLWYS SUSTek OMPUTR IN. N POWR IGRM dams Lin ustom NL ate: Monday, November, 00 Sheet of.

3 R GROUP 0 -> L R GROUP -> L SP >= : STRO SP >=: GROUP SP >=: LNGTH: 0." -." (#00) H_#[:] H_ST#0 H_RQ#[:0] H_#[:] H_ST# PU Pin need to be enlarged(m) H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# H_# H_# H_RQ# H_RQ# H_RQ# H_RQ# H_RQ#0 H_# H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# Y U Y Y W T W V R V U P U T P T P R F F F U []# []# []# []# []# []# [0]# []# []# []# []# []# []# []# ST[0]# RSS GROUP 0 RQ[]# RQ[]# RQ[]# RQ[]# RQ[0]# []# [0]# []# []# []# []# []# []# []# []# []# RSS GROUP [0]# []# []# []# ST[]# S# PRY# PRQ# ONTROL NR# PRI# R# N 0 0 L J FR# L RY# H SY# M R0# N H_PRY# H_PRQ# H_R0# H_IRR# IRR# 0."-" INIT# LOK# RST# RS[]# RS[]# RS[0]# TRY# J L K H M T0TPb <=0" <=0" <=" H_RS# H_RS# H_RS#0 R H_S# H_NR# H_PRI# H_FR# H_RY# H_SY# H_R0# Ohm H_INIT#, H_LOK# H_PURST# H_RS#[:0] H_TRY# OMMON LOK -> L WITH: mils SP >= : GROUP SP >=: LNGTH: " -."(OPT: "+-0.") reakout Length:<=00 mil (#00) +VP H_INV#0 H_STN#0 H_STP#0 H_INV# H_STN# H_STP# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_# U []# []# []# []# []# [0]# []# 0 []# 0 []# []# []# []# []# []# []# [0]# INV[0]# STN[0]# STP[0]# T GROUP 0 K []# N [0]# H []# M []# N []# L []# J []# M []# J []# G []# F []# H [0]# M []# L []# G []# H []# J INV[]# K STN[]# L STP[]# T GROUP SOKTP T GROUP T GROUP []# []# []# []# []# []# []# [0]# []# []# []# []# []# []# []# []# INV[]# []# []# []# [0]# []# []# []# []# []# []# []# []# []# [0]# []# []# INV[]# Y Y V U V U R R R V U T Y T STN[]# W STP[]# W F F F F0 F 0 0 STN[]# STP[]# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_#[:0] T GROUP 0, -> L T GROUP, -> L SP >= : GROUP SP >=: LNGTH: 0." -." (#00) H_INV# H_STN# H_STP# H_INV# H_STN# H_STP# +V.S_PRO +V.S_V PU PLL IRUITS.V -.V(+- %) S0-SM: V.S_F 0.0UF0V +V.S_ 0.0UF0V +V.S_N 0 0.0UF0V +V.S_ 0.0UF0V H_PWR# 0UF.V 0UF.V 00 0UF.V 0 0UF.V 0 "-." T TPb _LK_PU_LK T TPb _LK_PU_LK# _LK_PU_LK _LK_PU_LK# H_0M# H_FRR# H_IGNN#, H_PSLP# H_PUSLP# H_INTR H_NMI H_SMI# H_STPLK# H_PWRG 0 H_THRM H_THRM H_THRMTRIP_S# PM_PSI# Frequency V[:] V[0] U switch to PWR# SOKTP U "-" LK[0] "-" T TPb LK[] T TPb ITP_LK[0] ITP_LK[] <=0" 0M# 0."-" FRR# <=0" IGNN# <=0" PSLP# <=0" SLP# <=0" LINT0 <=0" LINT <=0" SMI# <=0" STPLK# <=0" PWRGOO H_VI H H_VI VI[] G H_VI VI[] G H_VI VI[] F H_VI VI[] F H_VI0 VI[] VI[0] +V.S_ +V.S_N +V.S_ +V.S_F HIT# HITM# N F eleron anias othan othan (00) () V.V.V N.V.V.V.V Pin, SOKTP HOSTLK LGY PU THRM THRM H_PROHOT# THRMTRIP# PROHOT# T TPb T TPb F K K V[] V[] V[] V[0] RSV RSV RSV RSV RSV RSV0 MIS OMP[] OMP[] OMP[] OMP[0] PM[]# PM[]# PM[]# PM[0]# GTLRF[] GTLRF[] GTLRF[] GTLRF[0] TST TST TK TI TO TMS TRST# VSNS VSSSNS H_VI H_VI H_VI H_VI H_VI H_VI0 P P G F F Pin, H_HIT# H_HITM# PU_OMP PU_OMP PU_OMP PU_OMP0 H_PM# H_PM# H_PM# H_PM#0 H_GTLRF0 H_TK H_TI H_TO H_TMS H_TRST# T TPb T TPb VR_VI VR_VI VR_VI VR_VI VR_VI VR_VI0 T0TPb T0 TPb T0TPb T0TPb +VP TOPOLOGY : R-PU-IH Y-FORK PU-IH: 0." - " R - PU <= " R Ohm (#00) H_PWRG TOPOLOGY : MH-PU-IH MH-PU:0."-." PU-IH:0."-" (#00) H_PSLP# TOPOLOGY : PU-IH-R-LS-FWH PU-IH:0." - " R - LS <= " LS-FWH:0."-"(#00) H_INIT# lose to Pin of PU Width= mils Length <= " lose to Pin of PU TOPOLOGY : PU-IH-R PU-IH: 0." - " IH-R <= " (#00) H_FRR# TOPOLOGY : PU-R-LS-IH PU-R: 0." - " R - LS<= " LS-IH:0."-" TOPOLOGY : PU-IH-R PU-IH: 0." - " IH-R <= " (#00) H_PROHOT# PU UG PORT +VP H_PRQ# R 00Ohm H_PRY# R0 Ohm H_TMS H_TO H_TI H_TK H_TRST# H_THRMTRIP_S# PU JTG +VP R0 Ohm R Ohm R 0Ohm R.Ohm R 0Ohm R Ohm R Ohm R Ohm +VP +VP +VP H_GTLRF0 LNGTH <=0." WITH = mils SP >= mils X PS(#000) PU_OMP : Length <= 0." Width = 0 mils(ll) Space>= mils X PS(#000) R.Ohm PU_OMP Pin, of NIS PU_OMP : Length <= 0." Width = mils Space>= mils X PS(#000) R Ohm PU_OMP Pin, of NIS SUSTek OMPUTR IN. N ustom +VP lose to Pin of PU R KOhm Same Side w PU PU_OMP0 : Length <= 0." Width = 0 mils(ll) Space>= mils X PS(#000) R.Ohm PU_OMP0 PU_OMP : Length <= 0." Width = mils Space>= mils X PS(#000) R Ohm PU_OMP NL H_GTLRF0 R KOhm PU-NIS(HOST) ate: Monday, November, 00 Sheet of.

4 Mid Frequency ecoupling (Place around Processor) HFM(.GHz-.GHz):.V LFM( 00MHz): 0.V 0.V -.V(+-.%) 0: :. : 0. PU VOR ecoupling apacitor.0v -.V(+- %) S0-SM:. (PU,MH,IH) +VP (PU) ecoupling apacitor (Place near PU) High Frequency ecoupling (Place underneath Processor) using 0uF.V XR +VOR ulk ecoupling MN : Four 00 uf are located in IMVP N : elete 0uF.V from pcs to pcs Vref=.V 0 For NNL: Load R For L: Load,, Q, R, R, R00, R0, R0, U ustom Monday, November, 00 SUSTek OMPUTR IN. N PU-NIS(PWR). NL ate: Sheet of +VOR +VOR +VP +VP +VP +V.S +V.S_PRO +V.S_PRO +V.S +V.S 0UF.V 0.uF0V 0UF.V 0.uF0V 0UF.V R 0KOhm 0.uF0V 0UF.V 0.uF0V 0UF.V 0 0UF.V 0.uF0V 0UF.V V U SOKTP Y Y W W V V U K J J H H G G F F0 F F F 0 F F0 F F F F 0 F0 F F F K L L M M N N P P R R T T U W P V V V V0 V V V V V V V V V V0 V V V V V V V V V V0 V V V V V V V V V V0 V V V V V V V V V V0 V V V V V V V V V V0 V V V V V V V V V V V V V V V V0 V V VP VP VP VP VP VP VP VP VP VP0 VP VP VP VP VP VP VP VP VP VP0 VP VP VP VP VP VQ[] VQ[0] 0UF.V 0.uF0V U MIM VIN N PG J VOUT U SOKTP F F F F F F F F F F F F G G G F F F F F F F F F F Y Y Y Y W W W W W V V V V V U U U U T T T T T R R R R R P P P N N N N N M M M M M L L L L K K K G G H H H H J J J J J K K P VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS0 VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS0 VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS0 VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS0 VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS0 VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS0 VSS VSS VSS VSS VSS VSS VSS0 VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS0 VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS0 VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS0 VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS0 VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS0 VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS0 VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS0 VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS0 VSS0 VSS0 VSS0 VSS0 VSS0 VSS0 VSS0 VSS0 VSS0 VSS00 VSS VSS VSS VSS VSS VSS VSS VSS VSS0 VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS0 VSS VSS VSS VSS VSS VSS VSS VSS0 VSS VSS VSS VSS VSS VSS VSS VSS R00.KOhm 0UF.V 0UF.V 0.uF0V 0UF.V R0 0Ohm 0UF.V 0UF.V 0.uF0V 0.uF0V 0.uF0V + 0U.0V 0UF.V R0 0KOhm 0UF.V Q UMKN.U 0UF.V.U R.KOhm 0 0.uF0V R 0Ohm 0 0.uF0V Q UMKN 0UF.V FRQ_SL,

5 Route H_THRM and H_THRM on the same layer OTHR SIGNLS mils =============== 0 mils =========H_THRM(0 mils) 0 mils =========H_THRM(0 mils) 0 mils ========= mils OTHR SIGNLS void PS,Power +V.S 0,, SL_S 0,, S_S, PM_THRM# PM_THRM#(Pull-Up 0K in Page ) R 00Ohm SL_S S_S +V.S_THM Standby Mode: u(max. 0u) Full ctive: 0. m(max. m) +V.S_THM 0.uF0V U lose to Pin & of PU V SMLK OVRT SMT XP LRT# XN MX OS#_O H_THRM H_THRM OS#_O(Pull-Up 0K in Page ) OS#_O "-" H_THRM 00P "-" H_THRM SUSTek OMPUTR IN. N THRML ustom. NL ate: Monday, November, 00 Sheet of

6 0 _R_T0 _R_T _R_T _R_T _R_QS0 _R_M0 _R_T _R_T _R_T _R_T _R_T _R_T _R_T _R_T _R_QS _R_M _R_T0 _R_T _R_T _R_T _R_T _R_T0 _R_T _R_T _R_QS _R_M _R_T _R_T _R_T _R_T _R_T _R_T _R_T _R_T _R_QS _R_M _R_T _R_T0 _R_T _R_T 0Ohm RN 0Ohm RN 0Ohm RN 0Ohm RN 0Ohm RN 0Ohm RNF 0Ohm RN 0Ohm 0 RNG R_T0 R_T R_T R_T R_QS0 R_M0 R_T R_T 0Ohm RNH R_T 0Ohm RN R_T 0Ohm RN R_T 0Ohm RN R_T 0Ohm RNF R_T 0Ohm RN R_T 0Ohm 0 RNG R_QS 0Ohm RNH R_M 0Ohm RN R_T0 0Ohm RN R_T 0Ohm RN R_T 0Ohm RN R_T 0Ohm RN R_T 0Ohm RNF R_T0 0Ohm 0 RNG R_T 0Ohm RNH R_T 0Ohm RN R_QS 0Ohm RN R_M 0Ohm RN R_T 0Ohm RN R_T 0Ohm RN R_T 0Ohm RNF R_T 0Ohm 0 RNG R_T 0Ohm RN R_T 0Ohm RNH R_T 0Ohm RN R_T 0Ohm RN R_QS 0Ohm RN R_M 0Ohm RNF R_T 0Ohm 0 RNG R_T0 0Ohm RNH R_T 0Ohm RN R_T _R_T _R_T _R_T _R_T _R_QS _R_M _R_T _R_T _R_T _R_T _R_T0 _R_T _R_T _R_T _R_QS _R_M _R_T _R_T _R_T _R_T _R_T _R_T _R_T _R_T _R_QS _R_M _R_T0 _R_T _R_T _R_T _R_T _R_T0 _R_T _R_T _R_QS _R_M _R_T _R_T _R_T _R_T Intel suggested that R_VRF should be turned off in S-S. ut measure the leakage because there is no +V.S. 0Ohm RN R_T 0Ohm RN R_T 0Ohm RN R_T 0Ohm RN R_T 0Ohm RN R_QS 0Ohm RNF R_M 0Ohm 0 RNG R_T 0Ohm RNH R_T 0Ohm RN R_T 0Ohm RN R_T 0Ohm RNF R_T0 0Ohm RN R_T 0Ohm RN R_T 0Ohm RN R_T 0Ohm 0 RNG R_QS 0Ohm RNH R_M 0Ohm RN R_T 0Ohm RN R_T 0Ohm RN R_T 0Ohm RN R_T 0Ohm RN R_T 0Ohm 0 RNG R_T 0Ohm RNF R_T 0Ohm RNH R_T 0Ohm RN0 R_QS 0Ohm RN0 R_M 0Ohm RN0 R_T0 0Ohm RN0 R_T 0Ohm RN0 R_T 0Ohm RN0F R_T 0Ohm 0 RN0G R_T 0Ohm RN0H R_T0 0Ohm RN R_T 0Ohm RN R_T 0Ohm RN R_QS 0Ohm RN R_M 0Ohm 0 RNG R_T 0Ohm RN R_T 0Ohm RNH R_T 0Ohm RNF R_T R_T0 R_T R_T R_T R_T R_T R_T R_T R_T R_T R_T0 R_T R_T R_T R_T R_T R_T R_T R_T R_T R_T0 R_T R_T R_T R_T R_T R_T R_T R_T R_T R_T0 R_T R_T R_T R_T R_T R_T R_T R_T R_T R_T0 R_T R_T R_T R_T R_T R_T R_T R_T R_T R_T0 R_T R_T R_T R_T R_T R_T R_T R_T R_T R_T0 R_T R_T R_T R_VRF Thermal Power: ~.W 0L.W LxWxH=.x.x. R_0 R_ R_ R_ R_ R_ R_ R_ R_ R_ R_0 R_ R_ R_ R_ R_ R_ SM_MLK0 LK_R0 0 SM_MLK#0 LK_R0# 0 SM_MLK LK_R 0 SM_MLK# LK_R# 0 SM_MLK LK_R 0 SM_MLK# LK_R# 0 SM_MLK LK_R 0 SM_MLK# LK_R# 0 SM_MLK LK_R 0 SM_MLK# LK_R# 0 SM_MLK LK_R 0 SM_MLK# LK_R# 0 R_M0 SM_M0 R_M SM_M R_M SM_M H R_M SM_M R_M SM_M R_M SM_M R_M SM_M H R_M SM_M H TTPb SM_M R_RVNOUT# T0TPb SM_RVNOUT# R_RVNIN# T0TPb SM_RVNIN# SMROMP R_SMROMP J R_SMVSWINGL SMVSWINGL J R_SMVSWINGH SMVSWINGH.V-.V S0-SM:Max. 0 m S: 0 m +V +V. +V._GMH_SM +V._GMH_SM +V._GMH_SM 0.uF0V F F H G H G G F H F H F G H G0 H F0 H0 H G F G F H H G F 0 H G H0 G0 F H F0 H H G H H G F F G H G F G F G G H F F J U SM_SQ0 SM_SQ SM_SQ SM_SQ SM_SQ SM_SQ SM_SQ SM_SQ SM_SQ SM_SQ SM_SQ0 SM_SQ SM_SQ SM_SQ SM_SQ SM_SQ SM_SQ SM_SQ SM_SQ SM_SQ SM_SQ0 SM_SQ SM_SQ SM_SQ SM_SQ SM_SQ SM_SQ SM_SQ SM_SQ SM_SQ SM_SQ0 SM_SQ SM_SQ SM_SQ SM_SQ SM_SQ SM_SQ SM_SQ SM_SQ SM_SQ SM_SQ0 SM_SQ SM_SQ SM_SQ SM_SQ SM_SQ SM_SQ SM_SQ SM_SQ SM_SQ SM_SQ0 SM_SQ SM_SQ SM_SQ SM_SQ SM_SQ SM_SQ SM_SQ SM_SQ SM_SQ SM_SQ0 SM_SQ SM_SQ SM_SQ SM_SQ SM_SQ SM_SQ SM_SQ SM_SQ SM_SQ SM_SQ0 SM_SQ SM_VRF RGGM R SYSTM MMORY R_QS0 SM_SQS0 G R_QS SM_SQS H R_QS SM_SQS H R_QS SM_SQS H R_QS SM_SQS R_QS SM_SQS H R_QS SM_SQS H R_QS SM_SQS SM_SQS TTPb SM_0 SM_ SM_ SM_ SM_ SM_ SM_ SM_ SM_ SM_ SM_0 SM_ SM_ SM_ SM_ SM_ SM_ SM_K0 SM_K SM_K SM_K SM_S#0 SM_S# SM_S# SM_S# SM_0 SM_ SM_RS# SM_S# SM_W# F R_K0 0, R_K 0, R_K 0, R_K 0, R_S0# 0, R_S# 0, R_S# 0, R_S# 0, R_S0# 0, R_S# 0, R_RS# 0, R_S# 0, R_W# 0, R_[:0] 0, R_[:] 0, R_[:] 0, _R_T[:0] 0, _R_M[:0] 0, _R_QS[:0] 0, MH-M MH-M MH-M (MH-Sighting0) M-GM system memory interface generates single pulse K events which may cause Intermittent hangs and display corruptions when using Micron and Infineon S0-IMMs. 0 OHM SO-IMM0 SO-IMM Route for OMMN. R_[:],R_,R_0. R_W#. R_RS#. R_S#. R_S0#,R_S# Route for P. R_[:],R_[:] SO-IMM0 SO-IMM Route for P. R_[:],R_[:] Route for ONTROL. R_K[:0],R_S[:0]# SO-IMM0 SO-IMM Route for ONTROL. R_K[:],R_S[:]# Route for LOK. LK_R[:0],LK_R[:0]# TRMINTION TRMINTION TRMINTION 0.uF0V R 0KOhm R0 0KOhm U R_VRF V+ + - V- LMV 0.uF0V TP TPb.V-.V S0-SM:0 m(max. 0 m).v-.v S0-SM:Max. 0 m S: 0 m R_SMROMP R 0.Ohm 0 R 0.Ohm 0.uF0V 0. VSM +- % R_SMVSWINGL 0 lose to Pin J 0.uF0V R 0Ohm R 0Ohm 0. VSM +- % R_SMVSWINGH 00 lose to Pin J 0.uF0V R 0Ohm R0 0Ohm MH-M SUSTek OMPUTR IN. N SO-IMM0 SO-IMM Route for LOK. LK_R[:],LK_R[:]# N-MHM(R) ustom NL ate: Monday, November, 00 Sheet of.

7 MH_HLZOMP : Length <= 0." Width = 0 mils(ll) Space>= mils X PS(#000) MH_HYROMP : Length <= 0." Width = 0 mils(ll) Space>= mils X PS(#000) MH_HYROMP MH_HXROMP : Length <= 0." Width = 0 mils(ll) Space>= mils X PS(#000) MH_HXROMP MH_HYSWING : Length <= 0." Width = mils Space>= mils X PS(#000) (+VP) +- % MH_HYSWING lose to Pin H MH_HXSWING : Length <= 0." Width = mils Space>= mils X PS(#000) (+VP) +- % MH_HXSWING 0.uF0V lose to Pin 0 MH_HLZOMP 0.uF0V R.Ohm R +VP.Ohm +VP R0 0Ohm R 0Ohm R 0Ohm R 0Ohm HU_P[0:0] +V.S_GMH_HI +VP R.Ohm R Ohm H_PURST# H_#[:] H_RQ#[:0] _LK_MH_LK# _LK_MH_LK H_PURST# HU_P0 <=" HU_P <=" HU_P <=" HU_P <=" HU_P <=" HU_P <=" HU_P <=" HU_P <=" HU_P <=" HU_P <=" HU_P0 <=" HU_PSTR HU_PSTR HU_PSTR# HU_PSTR# MH_HLZOMP V +- % H_ST#0 H_ST# H_STN#0 H_STN# H_STN# H_STN# H_STP#0 H_STP# H_STP# H_STP# H_INV#0 H_INV# H_INV# H_INV# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_RQ#0 H_RQ# H_RQ# H_RQ# H_RQ# MH_HYROMP MH_HYSWING MH_HXROMP MH_HXSWING MH_HVRF MH_HVRF MH_HVRF +V.S_GMH_HI R.Ohm R 00Ohm HU_VSWING_MH 0L LxWxH=.x.x. 0.uF0V 0.V- 0.V(Typ. 0.V) HU_VRF_MH R 0.0UF0V P T T R U U R U V U T V U V Y V V W Y W W W Y W Y H K 0 J K J G F K J J Y Y U U U V W W V W T V V W V U H# H# H# H# H# H# H# H#0 H# H# H# H# H# H# H# H# H# H#0 H# H# H# H# H# H# H# H# H# H#0 H# R H_RQ#0 P H_RQ# R H_RQ# R H_RQ# T H_RQ# T H_ST0# H_ST# HLK# HLK HYROMP HYSWING HXROMP HXSWING HSTN#0 HSTN# HSTN# HSTN# HSTP#0 HSTP# HSTP# HSTP# INV#0 INV# INV# INV# H_PURST# HVRF0 HVRF HVRF HVRF HVRF HU_P0 HU_P HU_P HU_P HU_P HU_P HU_P HU_P HU_P HU_P HU_P0 HU_PSTR HU_PSTR# T HLZOMP U PSWING W HU_LVRF RGGM HU IF HOST H#0 H# H# H# H# H# H# H# H# H# H#0 H# H# H# H# H# H# H# H# H# H#0 H# H# H# H# H# H# H# H# H# H#0 H# H# H# H# H# H# H# H# H# H#0 H# H# H# H# H# H# H# H# H# H#0 H# H# H# H# H# H# H# H# H# H#0 H# H# H# K H K L J G L L L J H K G K J H F F H G F G G G G G0 F F 0 G 0 G 0 F F G 0.uF0V H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_S# L H_TRY# M H_RY# N H_FR# M H_HITM# N H_HIT# N H_LOK# P H_RQ0# M H_NR# N H_PRI# P H_SY# M N H_RS#0 H_RS#0 P H_RS# H_RS# M H_RS# H_RS# R 00Ohm H_S# H_TRY# H_RY# H_FR# H_HITM# H_HIT# H_LOK# H_R0# H_NR# H_PRI# H_SY# +V.S_GMH_HI 0Ohm 0 H_#[:0] H_RS#[:0] MH_HVRF: Length <= 0." Width = 0 mils Space>= mils X PS(#000) MH_HVRF: Length <= 0." Width = 0 mils Space>= mils X PS(#000) MH_HVRF: Length <= 0." Width = 0 mils Space>= mils X PS(#000) MH_HVRF 0.uF0V MH_HVRF MH_HVRF 0.uF0V (+VP) +- % 0.uF0V (+VP) +- % 0.uF0V uf.v (+VP) +- % 0.uF0V uf.v uf.v +VP +VP +VP R.Ohm R 00Ohm R0.Ohm R 00Ohm R.Ohm R 00Ohm R:.ohm (0-000) for GMGM.ohm (0-000) for GM.ohm (0-000) for GMGMV R:.ohm (0-000) for GMGM.ohm (0-000) for GM.ohm (0-000) for GMGMV R: 0ohm (0-000) for GMGM ohm (0-00) for GM ohm (0-00) for GMGMV SUSTek OMPUTR IN. N ustom NL N-MHM(HOST) ate: Monday, November, 00 Sheet of.

8 G L U R G J G K N T W U Y Y G G J M R J H K P T V Y L N R U W G 0 J0 0 0 F H J J G F H N R U J P T H N R U G F J P U VSS0 VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS0 VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS0 VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS0 VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS0 VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS0 VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS0 VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS0 VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS0 VSS VSS VSS RGGM VSS VSS VSS0 VSS VSS VSS VSS VSS VSS VSS VSS VSS0 VSS J T L J0 J J J0 W, FRQ_SL Q UMKN VSS VSS VSS VSS VSS VSS VSS0 VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS00 VSS0 VSS0 VSS0 VSS0 VSS0 VSS0 VSS0 VSS0 VSS0 VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS0 VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS0 VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS0 VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS0 VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS0 VSS VSS VSS VSS VSS VSS VSS VSS 0L +V.S T H N R U F J G H F0 J0 0 0 H M P T V Y G F J L N R U W J F H K M P T V G G J L N R U W F G J G J L N U RN KOhm +V.S_GMH_VO Q UMKN PM_SUSLK _LK_MH +V.S_GMH_VO 0 RN KOhm R0 GST KOhm +V.S_GMH_VO xt PU xt PU G S 0 xt P 0. VVO +- % lose to Pin F xt P xt P +V.S_GMH_VO R 00KOhm R.KOhm RN.KOhm RN.KOhm RN.KOhm RN.KOhm R0.KOhm R KOhm R 00KOhm Q N00 P xt P when using VO R KOhm TT LK_PMS, GP_USY# R0 KOhm R0 KOhm GST[:0] are internal pulled-low. When no using VO VO_VRF RN 00KOHM 00KOHM RN T0TPb VO_VRF MH_GROMP GST GST GST0 R R R R P P N P N N M M P P T T L M G M K K K K J J H H H H H G J J K L L H K N N M P T F G F G F L F F Y F F L +V.S_GMH_VO 0.uF0V R KOhm R KOhm U VO0 VO VO VO VO VO VO VO VO VO VO0 VO VOLK VOLK# VOHSYN VOVSYN VOLNK# VOFLSTL VOINTR VOLKINT VO0 VO VO VO VO VO VO VO VO VO VO0 VO VOLK VOLK# VOHSYN VOVSYN VOLNK# VOFLSTL MILK MIT MVILK MVIT MLK MT I0 I I I I I I I TT PMS GVRF GPUSY# GROMP IN RVS0 RVS RVS RVS RVS RVS RVS RVS RVS RVS RVS0 RVS RGGM VO Width= 0 mils Space>=0 mils MH_GROMP LVS LKS MIS N LU LU# GRN GRN# R R# HSYN VSYN RFST LK T IYM0 IYM IYM IYM IYP0 IYP IYP IYP IYM0 IYM IYM IYM IYP0 IYP IYP IYP ILKM ILKP ILKM ILKP PLK PT PNLKLTTL PNLKLTN PNLVN LVRFH LVRFL LVG LIG RFLK RFSSLK LLKTL LLKTL PWR# PSLP# RSTIN# PWROK XTTS0 MHTTVSS R 0.Ohm % N0 N N N N N N N N N N0 N 0L H0 J +V.S G G F H G G G0 0 F0 G F F 0 H Y J J H J J H J J <=." LVS_ LVS_ LVS_K_J TPb T LVS_K_N LVS_V_N TPb T TPb T0 TPb T R.KOhm R 0KOhm TPb T M_LLKTL M_LLKTL RT_LU RT_GRN RT_R RT_HSYN RT_VSYN RT_RFST R0 Ohm RT_ RT_ LVS_Y0M LVS_YM LVS_YM LVS_Y0P LVS_YP LVS_YP LVS_Y0M LVS_YM LVS_YM LVS_Y0P LVS_YP LVS_YP LVS_LKM LVS_LKP LVS_LKM LVS_LKP H_PWR# H_PSLP#, PI_RST#,, ustom +V.S_GMH_GPIO RN.KOhm P IMVP_PWRG, RN.KOhm TT Supprt I +V.S_GMH_VO P SUSTek OMPUTR IN. N R KOhm R KOhm NL _LK_MH_RF _LK_MH_RFSS +V.S_GMH_GPIO R 0KOhm N-MHM(VG) ate: Monday, November, 00 Sheet of.

9 +V.S 0U.0V.V -.V(+- %) S0-SM:Max.. 0uF0V 0.uF0V 0.uF0V 0.uF0V +V.S_GMH_OR 0.uF0V (MH-Sighting0) The core supply (.V) should be powered up a minimum of ms before the VO and GPIO IO (.V and.v) voltage rails..v -.V(+- %) S0-SM: 0..V -.V(+- %) S0-SM: 0. +V.S_GMH_OR 0U.0V +V.S_GMH_OR L aution: L be placed between Pin U ans U + +V.S_GMH_PLL +V.S_GMH_PLL.V -.V(+- %) aution: There is no vias between Pin and,00 (It means,00 must be in same layer with MHM).V -.V(+- %) S0-S: Max. 0 m L 0Ohm00MHz 0Ohm00MHz 0U.0V + 0.uF0V + 0.uF0V +V.S_GMH_OR +V..V -.V(+- %) S0-SM:Max. 0 m.v -.V(+- %) +V.S_GMH_OR S0-SM: 0..V -.V(+- %) +V.S_GMH_HI S0-SM: 0. 0.uF0V +V.S 0 0.uF0V 0uF0V.V -.V(+- %) S0-SM: Max. 0 m 0U.0V +V.S.V -.V(+- %) S0-SM: Max. 0 m 0.uF0V.V -.V(+- %) S0-SM: Max. 0 m L 0Ohm00MHz uf.v +V.S 0.uF0V uF0V 0 0.uF0V + 0uF0V 0.0UF0V 0.uF0V +V.S_GMH_ 0 +V.S +V.S uf.v 0.uF0V + 0.uF0V +V.S_GMH_HI +V.S_GMH_VO 0 0.uF0V +V.S_GMH_LVS 0.0UF0V 0 +V.S_GMH_LVS 0.uF0V +V._GMH_TXLVS 0.uF0V +V.S_GMH_GPIO J P T N R U P T N R U P T W H V Y W U U W V V Y J N J M H J L M N R K M P G J F 0 0 U V0 V V V V V V V V V V0 V V V V V V V VHL0 VHL VHL VHL VHL VHL VHL VHL VHPLL VGPLL VPLL VPLL VVO_0 VVO_ VVO_ VVO_ VVO_ VVO_ VVO_ VVO_ VVO_ VVO_ VVO_0 VVO_ VVO_ VVO_ VVO_ VVO_ V0 V VSS VLVS VSSLVS VLVS0 VLVS VLVS VLVS VTXLVS0 VTXLVS VTXLVS VTXLVS VGPIO_0 VGPIO_ RGGM 0L LxWxH=.x.x. POWR aution: There is no vias between Pin and 0,0 (It means 0, 0 must be in same layer with MHM) VTTLF0 VTTLF VTTLF VTTLF VTTLF VTTLF VTTLF VTTLF VTTLF VTTLF VTTLF0 VTTLF VTTLF VTTLF VTTLF VTTLF VTTLF VTTLF VTTLF VTTLF VTTLF0 VTTHF0 VTTHF VTTHF VTTHF VTTHF VSM0 VSM VSM VSM VSM VSM VSM VSM VSM VSM VSM0 VSM VSM VSM VSM VSM VSM VSM VSM VSM VSM0 VSM VSM VSM VSM VSM VSM VSM VSM VSM VSM0 VSM VSM VSM VSM VSM VSM VQSM0 VQSM VSM0 VSM G H H J H0 L N R U H M P T V Y K F 0 H M V G F Y J F Y Y F J 0 F J F J F 0 F J F J F F G.0V -.V(+- %) S0-SM:. (PU,MH,IH) S0-SM: Max. 0. M_PWR_VTTF0 M_PWR_VTTF M_PWR_VTTF M_PWR_VTTF M_PWR_VTTF 0.uF0V +V._GMH_SM + 0U.0V 0 0.uF0V 0.uF0V +V._GMHQSM 0 0.uF0V R Ohm +V.S_GMH_SM + J J F 0.uF0V 0.uF0V 0.uF0V 0.uF0V 0 0.uF0V 0.uF0V 0.uF0V 00UF 0.uF0V +V. 0 0.uF0V 0 0.uF0V 0 0.uF0V.U L 0Ohm00MHz 0.uF0V.V -.V(+- %) S0-SM: Max..0 S: Max. m 0.uF0V +V._GMH_SM +V.S_GMH_HI.V -.V(+- %) S0-SM: 0. +VP + 0 0U.0V 0 0.uF0V 0.uF0V.V -.V(+- %) 0 0uF0V 0.uF0V 0 N V,VSM,VHL,VGPLL,VPLL,VPLL: GMGM:.V GM:.V GMGMV:.V SUSTek OMPUTR IN. N N-MHM(PWR) ustom NL ate: Monday, November, 00 Sheet of.

10 , _R_T[:0] +V. +V. FOR +V. OUPLING R_VRF ON R_VRF VRF0 VRF _R_T0 VSS0 VSS _R_T _R_T Q0 Q _R_T Q Q V0 V 0, _R_QS0 _R_T QS0 M0 _R_T _R_M0, Q Q _R_T VSS VSS _R_T _R_T Q Q 0 _R_T Q Q _R_T V V _R_T Q Q, _R_QS QS M _R_M, _R_T0 VSS VSS 0 _R_T _R_T Q0 Q _R_T Q Q V V LK_R0 :K0 V LK_R0# :K0# VSS 0 _R_T VSS VSS _R_T0 _R_T Q Q0 _R_T Q Q V V, _R_QS _R_T QS M 0 _R_T _R_M, Q Q _R_T VSS VSS0 _R_T _R_T Q Q _R_T Q Q _R_T V V0 0 _R_T Q Q, _R_QS QS M _R_M, _R_T VSS VSS _R_T0 _R_T Q Q0 _R_T Q Q V V 0 +V. +V. + 0U.0V + 0U.0V R_VRF.V -.V(+- %) S0-S:. + 0U.0V + 0U.0V +V. +V. N 0.U N 0.U N 0.U N 0.U N 0.U N 0.U N 0.U N 0.U N 0.U N 0.U N 0.U N 0.U N 0.U N 0.U N 0.U N 0.U 0 U_0 URST# VSS VSS LK_R :K VSS 0 LK_R# :K# V V V, R_K :K :K0 R_K0, R_ :U U R_, R_ R_ : : 00 R_ R_,, R_ 0 : : 0 R_, 0 0 R_ VSS VSS R_, R_ 0 : : 0 R_,, R_ 0 R_ : : 0 R_,, R_ 0 : : 0 R_0 R_,, R_ : :0 R_0, R_0 V V R_S#, R_0 R_S0# :0P : R_RS# R_S#,, R_S0# R_W# :0 :RS# 0 R_S# R_RS#,, R_W# :W# :S# R_S#,, R_S0# :S0# :S# R_S#, U_ U R_T VSS VSS _R_T _R_T Q Q 0 _R_T Q Q V V, _R_QS _R_T QS M _R_T _R_M, Q Q _R_T VSS0 VSS 0 _R_T _R_T0 Q Q _R_T Q0 Q _R_T V0 V _R_T Q Q, _R_QS QS M _R_M, 0 _R_T VSS VSS _R_T _R_T Q Q _R_T Q Q V V V :K# LK_R# VSS :K 0 LK_R _R_T VSS VSS _R_T _R_T Q Q _R_T Q Q V V, _R_QS 0 _R_T0 QS M _R_T _R_M, Q0 Q _R_T VSS VSS _R_T _R_T Q Q _R_T0 Q Q0 0 _R_T V V _R_T Q Q, _R_QS QS M _R_M, _R_T VSS VSS0 _R_T _R_T Q Q 0 _R_T Q Q V V0,, S_S S :S0,, SL_S SL :S +V.S VSP :S VI U_ 00 0.uF0V ual_r_soimm_p 0.uF0V LK_R LK_R# LK_R LK_R#, R_K, R_, R_, R_, R_, R_, R_, R_0, R_S0#, R_W#, R_S# 0 MI : lose to R socket power plane of +V. R_ R_ R_ R_ R_ R_ R_0 R_S0# R_W# 0.uF0V ON :K0 :K0# :K :K# :K :U : : : : : : :0P :0 :W# :S0# N0 N N N :K0 : 00 : 0 : 0 : 0 : 0 :0 : :RS# :S# 0 :S# :K# :K 0 :S0 :S :S NP_N NP_N NP_N NP_N ual_r_soimm_p R R_ R_ R_ R_ R_ R_0 R_S# R_RS# R_S# 0KOhm UL R SOIMM SUSTek OMPUTR IN. N ustom. NL R_K, R_, R_, R_, R_, R_, R_0, R_S#, R_RS#, R_S#, R_S#, LK_R# LK_R +V.S ate: Monday, November, 00 Sheet 0 of

11 ,0 _R_T[:0],0 _R_M[:0],0 _R_QS[:0],0 R_[:0],0 R_[:],0 R_[:] R TRMINTION +V.S +V.S _R_T0 _R_T _R_T _R_T _R_QS0 _R_M0 _R_T _R_T Ohm Ohm RNF RNH R_ R_ Ohm Ohm RN RNH Ohm RN R_ Ohm RN Ohm 0 RNG R_0 Ohm RN Ohm RN R_0 Ohm RN Ohm RN R_S# Ohm RNG,0 R_S# 0 Ohm RNH R_S0# Ohm RN,0 R_S0# Ohm RN R_RS# Ohm RNF,0 R_RS# FOR +V.S OUPLING +V.S +V.S,0 R_K,0 R_K,0 R_K0,0 R_K _R_T _R_T _R_T _R_T _R_T _R_T _R_QS _R_M _R_T0 _R_T _R_T _R_T _R_T _R_T0 _R_T _R_T _R_QS _R_M _R_T _R_T _R_T _R_T _R_T _R_T _R_T _R_T _R_QS _R_M _R_T _R_T0 _R_T _R_T R_K R_K R_K0 R_K R_ R_ R_ R_ Ohm RN Ohm 0 RNG Ohm RNF Ohm RN Ohm RN Ohm RN Ohm RN Ohm RN Ohm RNF Ohm RNH Ohm RN Ohm 0 RNG Ohm RN Ohm RN Ohm RN Ohm RN Ohm RNH Ohm 0 RNG Ohm RN Ohm RNF Ohm RN Ohm RN Ohm RN Ohm RNH Ohm RN Ohm 0 RNG Ohm Ohm RNF RN Ohm RN Ohm RN Ohm RN Ohm RN Ohm RNF Ohm RN Ohm RNF Ohm RN Ohm RNH Ohm RN Ohm 0 RNG Ohm RN,0 R_W#,0 R_S#,0 R_S0#,0 R_S#,0 R_S#,0 R_S# R_W# R_S# R_S0# R_S# R_S# R_S# _R_T _R_T _R_T _R_T _R_QS _R_M _R_T _R_T _R_T _R_T _R_T0 _R_T _R_T _R_T _R_QS _R_M _R_T _R_T _R_T _R_T _R_T _R_T _R_T _R_T _R_QS _R_M _R_T0 _R_T _R_T _R_T _R_T _R_T0 _R_T _R_T Ohm RN Ohm RN Ohm RNF Ohm RNH Ohm RN Ohm RN Ohm RNH Ohm RN Ohm 0 RNG Ohm RN Ohm RNF Ohm RN Ohm RN Ohm RN Ohm RN Ohm RN Ohm RNF Ohm 0 RNG Ohm RN Ohm RNH Ohm RN Ohm RN Ohm RN Ohm RN Ohm RN0H Ohm 0 RN0G Ohm RN0F Ohm RN0 Ohm RN0 Ohm RN0 Ohm RN0 Ohm RN0 Ohm RN0H Ohm RN0F Ohm 0 RN0G Ohm RN0 Ohm RN0 Ohm RN0 Ohm RN0 Ohm RN0 N 0.U N 0.U N 0.U N 0.U N 0.U N 0.U N 0.U N 0.U N 0.U N 0.U N 0.U N 0.U N 0.U N 0.U N0 0.U N0 0.U N 0.U N 0.U N 0.U N 0.U N 0.U N 0.U N 0.U N 0.U N 0.U N 0.U N 0.U N 0.U N 0.U N 0.U N 0.U N 0.U N 0.U N 0.U N 0.U N 0.U N 0.U N 0.U N 0.U N 0.U N 0.U N 0.U N 0.U N 0.U N0 0.U N0 0.U N 0.U N 0.U N 0.U N 0.U N 0.U N 0.U N 0.U N 0.U N 0.U N 0.U N 0.U N 0.U N 0.U N 0.U R_ R_ R_ R_ R_ R_ R_ R_ Ohm RN Ohm 0 RNG Ohm RN Ohm RN Ohm 0 RNG Ohm RN Ohm RN Ohm RNH _R_QS _R_M _R_T _R_T _R_T _R_T Ohm RNF Ohm RN Ohm RN Ohm RN Ohm RN Ohm RN Ohm 0 RNG Ohm RNH SUSTek OMPUTR IN. N R TRMINTION ustom NL ate: Monday, November, 00 Sheet of.

12 IOS K_OFF#:When user push "Fn+F" button, IOS active this pin to turn off back light. L 0Ohm00MHz WTO_ON_0P 0 L 0Ohm00MHz 0.00uF0V UF0V 0.uF0V US IOS K_J: K output signal ( adjust voltage level) to adjust ack light. _MI 0 L 0Ohm00MHz INTMI ON INTMI ON +V.S _T_SYS L L I: PI PI PI PI0. XG. XG 0 +V. US_P- R L0 L RV_0 0KOhm 0Ohm00MHz 0Ohm00MHz L K_OFF# 0Ohm00MHz US LVS_K_N US_PP US_P+ LI_SW# L 0 RF 0.U 0.U 0Ohm00MHz ON US_MI US_MI 0 _INV US_WLN_ON#OFF +V_US L 0Ohm00MHz US_P- 0 0 US_P+ 0 US PORT for MR L US_P- US_P+ K_J +V_US Pin : dd a US.0 Shielding 0Ohm00MHz U cable to US module. INTMI_ 0.00uF0V 0.00uF0V 0.uF0V 0.00uF0V N use R:.0 Inverter oard RN RN. SXG+ 0 0KOhm 0KOhm SI: US$0. RN,: page 0 SI SI +V + 00UF.V US +V. US_PN US_PN US_PP 0 US_P- US_P+ US_MI +V 0.U 0 US PORT for WLN L Power +V_US L0 0Ohm00MHz US 0.U US_MI 0.U US US ON LVS_LKP LVS_LKM LVS_YP LVS_YM LVS_YP LVS_YM PI_ PI_ LVS_LKP LVS_LKN LVS_YP LVS_YN LVS_YP LVS_YN SI LVS_LKP LVS_LKM LVS_YP LVS_YM LVS_YP LVS_YM I0 I I I +V.S US_WLN_ON#OFF LVS_Y0P LVS_Y0P LVS_Y0P LVS_Y0N LVS_Y0M LVS_Y0P LVS_Y0M LVS_Y0M +V.S +VS +V.S +V.S_L I0 I +V.S_L I I +V.S_L_ -.V R R SIV Q S0-SM:0 m(00 m Max.) WTO_XP 0KOhm MOhm T 0.UFV TPb S G +V.S_L L Q UMKN 0Ohm00MHz SI LVS_LKP LVS_LKM LVS_YP LVS_YM LVS_YP LVS_YM,0 WLN_ON# PI_0 PI_ RN 0KOhm RN 0KOhm RN 0KOhm RN 0KOhm Q UMKN LVS_V_N Q UMKN Q UMKN R KOhm NW- 0 pf0v aution: Must tune R & 0 to meet Panel Spec SUSTek OMPUTR IN. N ustom R 00Ohm 0 0.uF0V NL 0.uF0V UF0V 0uF0V LVS & KLIGHT ate: Monday, November, 00 Sheet of.

13 Guarded by (Space>= 0mils). ohm Place Pi-Filter close to RT (<= 00 mils) 0 +V.S_GMH_ 0 0 RN V PF0V PF0V Length Matching (+- 00 mils) Ohm RN Ohm +V.S_GMH_ RT_Q_R Guarded by (Space>= 0mils) RT_Q_GRN. ohm Length Matching (+- 00 mils) +V.S_GMH_ Guarded by (Space>= 0mils) RT_Q_LU. ohm Length Matching (+- 00 mils) ohm ohm ohm +V.SUS +VS V V RN 00KOHM RT_R RT_GRN RT_LU RT_HSYN Q UMKN RN Ohm RN Ohm RT_Q_HSYN L 0Ohm00Mhz PF0V 0 0 L 0Ohm00Mhz PF0V L 0Ohm00Mhz R Ohm RT_L_R 0 PF0V 0 PF0V ohm RT_L_GRN ohm RT_L_LU ohm RT_L_HSYN ON R GRN LU RT HSYN V PIN N N RN 0 00KOHM PF0V,,0,,, UF_PI_RST# Q UMKN Q UMKN +VS RT_VSYN RT_ RN.KOhm Q UMKN Q UMKN RT_Q_VSYN L RT_Q_ R Ohm Ohm00MHz 0 0 PF0V 0 0 P RT_L_VSYN RT_L_ VSYN T RT_ +VS L RT_Q_ Q Ohm00MHz UMKN 0 RN P S_GT.KOhm RT_L_ LK 0 SI_G SI_G 0 0 SUSTek OMPUTR IN. N ustom NL RT ONNTOR ate: Monday, November, 00 Sheet of.

14 Strap Option +V.S_IH PI_RQ# & MINIPI LN ISL & MINIPI LN PI_RQ#? PI_RQ#0 PI_RQ# PI_RQ# PI_? PI_ PI_0 PI_ Use aisy-hain Topology,0,, PI_[:0],0, PI_#0,0, PI_#,0, PI_#,0, PI_#, PI_RQ#0 +V.S,0 PI_RQ#, PI_RQ# PI_RQ# PI_RQ# RN 0KOhm RN 0KOhm PI_GNT#0 0 PI_GNT# PI_GNT# T TPb T TPb T TPb T0 TPb IH pin PI_0 PI_ PI_ PI_ PI_ PI_ PI_ PI_ PI_ PI_ PI_0 PI_ PI_ PI_ PI_ PI_ PI_ PI_ PI_ PI_ PI_0 PI_ PI_ PI_ PI_ PI_ PI_ PI_ PI_ PI_ PI_0 PI_ HU_P0 <=" HU_P <=" HU_P <=" HU_P <=" HU_P <=" HU_P <=" HU_P <=" HU_P <=" HU_P <=" HU_P <=" HU_P0 <=" HU_P "-." efault: Pull-own Pull-High for Hub Interface. uffer Mode LxWxH=xx. IH US R-IH <= 0." H J H K G J H J K G L G L H L F F N N N M P P R P J K M N U # # # # FW0M HI0 HI HI HI HI HI HI HI HI HI HI0 HI HI_ST#HI_STF HI_STHI_STS HIOMP HI_VSWING _S _IN _OUT _SHLK L0FWH0 LFWH LFWH LFWH LFRM#FWH LRQ# LRQ0# RQ0# RQ# RQ# RQ# RQ# RQ#RQ#GPIO RQ#GPIO0 GNT0# GNT# GNT# GNT# GNT# GNT#GNT#GPIO GNT#GPIO VSL# FRM# IRY# TRY# STOP# PR PRR# SRR# PM# PLOK# PIRST# PILK LKRUN#GPIO L L0 M M P R T0 R0 P L N K N0 P R R 0 T R T U T U U M F L F F G L K W M U P HU_ROMP_IH HU_VSWING_IH PM_S# R Ohm T HU_P[0:0] HU_PSTR# HU_PSTR LP_0 0,, LP_ 0,, LP_ 0,, LP_ 0,, LP_FRM# 0,, TPb LP_RQ#0 PI_VSL#,,0, PI_FRM#,,0, PI_IRY#,,0, PI_TRY#,,0, PI_STOP#,,0, PI_PR,0, PI_PRR#,,0, PI_SRR#,,0, PI_LOK# PI_RST#,, PM_LKRUN# 0,, P _LK_IHPI 0.V +- % aution: The VRF of HU interface is 0.V The VSWING of HU interace is 0.V ut in Intel R, their naming convention will make people confused. IH(R)<=" 0 HU_ROMP_IH HU_VSWING_IH 0.0UF0V 0.uF0V +V.S_IH 0 R 0Ohm R 0Ohm Strap Option +V. efault: Pull-High 0K Pull-own for IOS TOP-LOK SWP +V.S +V. R0.Ohm RN0 0KOhm RN0 0KOhm PI_RST# RN0 0KOhm U V +V. 0.uF0V 0,, PI_PM# RN0 0KOhm PM_S# Q PMS0 PM_S# pull up to VccSus_ by internal pull-up resistor Y NSZ0PX UF_PI_RST#,,0,,, Meet LP reset >= 0 us (dd uffer) SUSTek OMPUTR IN. N IH-M(HUPI) ustom NL ate: Monday, November, 00 Sheet of.

15 USRIS: WS: mils Length: <= 0." 0 RN 0KOhm US SIGNLS X lock Signals US+ - US- <= 0 mils Pair WidthSpace: 0 mils Impedence: 0 ohm(differential) Other Signals Space: >= 0 mils lock Signals Sapce:>= 0 mils 0 US_PN0 US_PP0 US_PN US_PP US_PN US_PP US_PN US_PP US_PN US_PP US_PN US_PP R.Ohm PM_PRSLPVR PM_PWRTN#, IH_PWROK PM_RI# PM_RSMRST#,,, PM_SLP_S#,, PM_SLP_S# PM_STPPI#, PM_STPPU# US_O#0 US_O# US_O# US_O#, GP_USY# PM_SUSLK PM_SYSRST#, PM_THRM# H_THRMTRIP_S# PM_VGT USRIS <=0." T0 TPb TTPb SLP_S# TTPb 0 0 R T Y0 V0 Y Y W Y Y Y W J T TPb Y V <=" W0 R Ohm V LxWxH=xx. U0 USP0N USP0P USPN USPP USPN USPP USPN USPP USPN USPP USPN USPP USRIS USRIS# O0# O# O# O# O# O# GPUSY#GPIO _STT#GPIO PUPRF#GPIO PRSLPVR LN_RST# PWRTN# PWROK RI# RSMRST# SLP_S#GPIO SLP_S# SLP_S# SLP_S# STP_PI#GPIO STP_PU#GPIO0 SSMUXSLGPIO SUSLK SUS_STT#LPP# SYS_RST# THRM# THRMTRIP# VGTVRMPWRG FW0M GPIO GPIO GPIO GPIO GPIO GPIO GPIO GPIO GPIO GPIO GPIO GPIO GPIO GPIO GPIO GPIO0 GPIO GPIO GPIO 0GT 0M# PUPWRG PUSLP# PSLP# FRR# IGNN# INIT# INTR NMI SMI# STPLK# RIN# R V V W V W W J0 G F0 G0 F H0 F H G H F V V W V U +V.S_IH RN 0KOhm _S# +V.SUS_IH RN 0KOhm RN 0KOhm Y Y U U W R Ohm XTSMI#_ KSI_ SIO_SMI# H0GT H_0M# H_PWRG H_PUSLP# H_PSLP#, H_FRR# H_IGNN# H_INIT#, H_INTR H_NMI H_SMI# H_STPLK# KPURST GPIO[:] default: Output High IH S R:.0 page , 0.0. I_P[:0] 0 I IF: Width: mils Space: mils Length<= " Match: <= 00 mils _S# WLN_ON#,0 0_L_N# PI_0_IH K_OFF# I_P0 PI IH I_P G_FS0 0 I_P G_FS G_FS0 G_FS G_FS I_PS# G_FS G_FS I_PS# G_FS G_FS PI IH G_FS I_PIORY PI IH I_PIOW# 0 I_PIOR# PUFN_SP_ I_PK# FWH_WP# I_PRQ I_P0 I_P I_P I_P I_P I_P I_P I_P I_P I_P I_P0 I_P I_P I_P I_P I_P,0,,, INT_SRIRQ, PI_INT#, PI_INT#,,0 PI_INT#,0, PI_INT# IH_GPI IH_GPI IH_GPI IH_GPI, INT_IRQ, INT_IRQ RN 0KOhm RN 0KOhm RT_X RT_X Y0 0 Y Y W 0 W0 W Y W J J H K0 LxWxH=xx. U0 P0 P P P P P P P P P P0 P P P P P P0 P P Y PS# PS# PIORY W PIOW# PIOR# Y PK# PRQ LN_LK LN_RX0 LN_RX LN_RX LN_TX0 LN_TX LN_TX LN_RSTSYN SRIRQ PIRQ# PIRQ# PIRQ# PIRQ# PIRQ#GPIO PIRQF#GPIO PIRQG#GPIO PIRQH#GPIO IRQ IRQ PILK PI0 PI RTX RTX FW0M S0 S S S S S S S S S S0 S S S S S S0 S S W W W W Y Y Y Y 0 0 SS# SS# SIORY SIOW# SIOR# Y SK# SRQ _RST# _SYN _IT_LK _SOUT _SIN0 _SIN _SIN INTRUR# SMLINK0 SMLINK LK LK LK RTRST# SPKR TLOW#TP[0] SMLRT#GPIO SMLK SMT W T F J W H I_S0 I_S I_S I_S I_S I_S I_S I_S I_S I_S I_S0 I_S I_S I_S I_S I_S _SYN _SOUT RT_RST# I_S[:0] I IF: Width: mils Space: mils Length<= " Match: <= 00 mils I_S0 I_S I_S I_SS# I_SS# I_SIORY I_SIOW# I_SIOR# I_SK# I_SRQ _RST# 0, _LK_IH 0 _SIN0 0 _SIN SM_INTRUR# SM_LINK0 SM_LINK IH_SPKR 0 PM_TLOW# LI_IH#_ SL_ S_ P M P _SIN0 _SIN P _LK_IH _LK_IH _LK_IH T0 TPb T TT RT IRUITRY G: u RT ircuits: RT_RST#, RT_VIS, RT_X, RT_X Width= mils Length<=" Need Guard Measure duty-cycle of SUSLK (Pin ) must be in 0-0% RT_T. P uses "xtal_p_x0" footprint, but the SMT recommended st source part uses "xtal_p_x0" footprint. R KOhm T00 TPb P X 0 P SI +V UF0V 0.KHZ +-0ppm.PF RF PI_0_IH PI IH PI IH PI IH +V_RT R time delay should be 0-0 ms RT_RST# R 0KOhm RT_VIS UF0V R0 0MOhm RT_X Vpeak-peak of RT_X < V R 0MOhm RN.KOhm RN.KOhm RN.KOhm RN.KOhm 0.uF0V RT_VIS RT_X INTL RQUST PM_SLP_S# SLP_S# PI_0 PI_ PI_ PI_ SIN IH U V Y NSZ0PX Outer Layer: mils WS= : IH-R: 0."-." -R: 0."-0." Strap Option +V. +V.S_IH R (#00) _SIN0 _SIN 0.uF0V M PM_SLP_S#, SOUT & SYN IH T R R M Outer Layer: mils WS= : IH-(T): "- " R-(T): 0."- 0." -R: <=." R-(T): 0."- 0." M-R: 0."-." to inches 0. to to. inches inches T type routing, place R at branch point. +V.S_IH efault: Pull-own 0K Pull-High for Not Supported PM_PRSLPVR _SYN _SOUT USTOMR R Ohm R Ohm USTOMR R Ohm R Ohm _SOUT Strap Option efault: Pull-own 0K Pull-High for PU SF_MO IH-M(H_U_I_PM) SUSTek OMPUTR IN. N ustom. NL _SYN_M _SYN_O 0 _SOUT_M _SOUT_O 0 ate: Monday, November, 00 Sheet of

16 LxWxH=xx. U0 VSS_ VSS_ VSS_ 0 VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_0 VSS_ 0 VSS_ VSS_ VSS_ 0 VSS_ 0 0 F G VSS_ VSS_ VSS_ VSS_ VSS_0 VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_0 VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_0 VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_0 VSS_ FW0M VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_0 VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_0 VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_0 VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_0 VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_00 VSS_0 VSS_0 G G G H J K K K K K L0 L L L L L M M M M M0 M N0 N N N N N N N N P P P0 P P R R R T T T U0 V V V W W W Y Y +V.S_IH +V.S 0.uF0V +V.S 0.uF0V.V -.V(+- %) S0-SM:0. 0.uF0V.V -.V(+- %) S0-SM: 0. 0.uF0V 0.uF0V.V -.V(+- %) S0-SM:0. +V.S_IH +V.S_IH +V._IHHU T0 TPb 0.uF0V +V.S_IH VRF SQUN +VRF_IH (00m max.) NW- 0 +VS 0.uF0V R KOhm 0.uF0V H H J J K M0 P P U V0 V V K0 K K K P0 T U V L M P T V LxWxH=xx. U0 V V V V V V V V V V 0 V V V V V V V V V V V V V V VHI_ VHI_ VHI_ VHI_ VRF_ VRF_ VSUS VSUS VSUS VSUS VSUS VSUS VSUS VSUS VSUS VSUS 0 VSUS VSUS VSUS VSUS VSUS VSUS VSUS VSUS FW0M VRF_SUS VRT VPLL VIS HIRF V_PU_IO_ V_PU_IO_ V_PU_IO_0 VLN_VSUS VLN_VSUS VLN_VSUS VLN_VSUS F0 F F F F K V V V 0 F G R T U Y M U P F F F +V.SUS_IH +V.SUS_IH +VRF_SUS_IH +V_RT.V -.V(+- %) S0-S: m.v -.V(+- %) S0-SM: m +V.S_IHPLL RT_VIS RT_VIS HU_VRF_IH +VP.0V -.V(+- %) S0-SM:. (PU,MH,IH) +V.S +V.S 0.uF0V.V -.V(+- %) S0-SM:m 0.uF0V 0.uF0V +V.S +V.SUS 0.uF0V 0 0.0UF0V 0 +V.SUS +V.S.V -.V(+- %) S0-SM:0m +V_RT 0 +V.S_IH +V.SUS_IH +VSUS 0.V- 0.V(Typ. 0.V) HU_VRF_IH mils0 mils +VRF_SUS_IH +VRF_SUS_IH T0 TPb VRFSUS SQUN 0.uF0V 0.0UF0V 0.uF0V 0 0.uF0V 0.uF0V 0.uF0V UF0V 0.uF0V R Ohm NW- R KOhm 0.uF0V 0.uF0V R 0Ohm 0.uF0V aution: The VRF of HU interface is 0.V The VSWING of HU interace is 0.V ut in Intel R, their naming convention will make people confused. SUSTek OMPUTR IN. N IH-M(PWR) ustom NL ate: Monday, November, 00 Sheet of.

17 ,,0, PI_FRM#,,0, PI_IRY#,,0, PI_TRY#,,0, PI_STOP#,,0, PI_SRR#,,0, PI_VSL# PI_LOK#,,0, PI_PRR# RP.KOhm 0 RP.KOhm 0 RP.KOhm 0 RP.KOhm 0 RP.KOhm 0 RPF.KOhm 0 RPG.KOhm 0 RPH.KOhm 0 +V.S_IH US Over-urrent Pull-Up +V.SUS_IH US_O# RN 0KOhm US_O# RN 0KOhm R PM_SYSRST# 00KOhm,0, SL_S IH SMLink & SMbus must be tied together +V.S_IH +V.S_IH RN KOhm 0 0 +VS Q UMKN +V.SUS_IH RN KOhm +V.SUS_IH 0 0 SL_ SM_LINK0 RN KOhm +VS RN KOhm an Swap, INT_IRQ, INT_IRQ, PI_RQ#0,0 PI_RQ#, PI_RQ# PI_RQ# PI_RQ#,0,,, INT_SRIRQ RP.KOhm 0 RP.KOhm 0 RP.KOhm 0 RP.KOhm 0 RP.KOhm 0 RPF.KOhm 0 RPG.KOhm 0 RPH.KOhm 0 +V.S SM_INTRUR# +V_RT R 00KOhm,0, S_S Q UMKN TTRY LOW SM_LINK S_ +V.SUS_IH IH_GPI IH_GPI IH_GPI IH_GPI,0, PI_INT#, PI_INT#,,0 PI_INT#, PI_INT# RP.KOhm 0 RP.KOhm 0 RP.KOhm 0 RP.KOhm 0 RP.KOhm 0 RPF.KOhm 0 RPG.KOhm 0 RPH.KOhm 0, GP_USY# +V.S RN 0KOhm IH PM_TLOW# RN 0KOhm SUSTek OMPUTR IN. N IH-M(PULLUP) ustom NL ate: Monday, November, 00 Sheet of.

18 0 +V.S +V.S R0 0Ohm R0 0KOhm +V.S +V.S_V +V.S_V U SWITH_P (H): FS Freq=MHz & V[0]=.V (L): FS Freq=00MHz & V[0]=.V : othan() PU : eleronanias othan(00) PU U switch to,pin & open U switch to,pin & short 0 LK GROUP: In L or L reakout: WS: mils(<=0.") Group Space >= mils Length Match: same as LK LK GROUP: In L or L reakout: WS: mils(<=0.") Group Space >= mils Length Match: mils FRQ_SL, R0 KOhm 0 LK_N# is O for MX 0 For L: Load R0, R0, U For NNL: Load R0, R 0 _LK_IHPI _LK_PI 0 _LK_MINIPI _LK_SIOPI _LK_KPI _LK_FWHPI _LK_LNPI _LK_IH _LK_MH +V.S_LK LK_N# R 0KOhm R KOhm "-." "-." 0 "-." "-." "-." "-." "-." "-." "-." FS FS FUNTION MHz 0 MHz () 0 00MHz MHz R.Ohm 0P R0.Ohm 0 0P R.Ohm 0P R.Ohm 0P R.Ohm 0P R.Ohm 0P R.Ohm 0P R.Ohm LK_IHPI <=0." LK_IH <=0." PF0V LK_X <=0." U Vtt_PWRG# 0 VI VI VI VI VI VI0 FSPILK_F0 FSPILK_F SLPILK_F X LK_PI 0 MULTSL0PILK0 <=0." LK_MINIPI MOPILK <=0." LK_SIOPI PILK <=0." LK_KPI PILK <=0." LK_FWHPI PILK <=0." LK_LNPI PILK <=0." V_0 0P R.Ohm LK_MH <=0." V_ 0P V_ R 0PF0PPM X LK_X <=0.".Mhz PF0V X VRF VPI VPI VV VPU 0 VPU V V PULKT0(FS) PULK0(FS) RF0 0 <=0." I address: H.V+-% SM: 0 m S0: 0 m +V.S_LK +V.S_LK +V.S_LK LK_MH_LK PULKT <=0." LK_MH_LK# PULK <=0." LK_PU_LK PULKT <=0." LK_PU_LK# PULK <=0." MHz_ LK_IH <=0." +V.S_LK 0 +V.S_LK +V.S_LK 0.uF0V R.Ohm LK_MH_RF "-" R.Ohm R Ohm R KOhm R 0KOhm "-" R.Ohm S_S,0, SL_S,0, PM_STPPU#, PM_STPPI# PM_SLP_S#, FS FS0 FUNTION 0 0 MHz 0 00MHz 0 00MHz MHz 0.0UF0V L 0Ohm00MHz UF0V R.Ohm R0.Ohm "-." 0P "-" R.Ohm 0P 0.0UF0V +V.S_LK <=0." <=0." <=0." <=0." 0.uF0V <=0." <=0." +V.S_LK "- " "- " R.Ohm 0 0.uF0V 0 0.uF0V R.Ohm "- " <=0." R.Ohm "- " <=0." R.Ohm UF0V L0 0Ohm00MHz 0uF0V +V.S MI +V.S LK_PU_LK# must be low in HOST_LK GROUP In L or L Pair WidthSpace: mils Group Space:>= mils Length Match: +- 0 mils LK_MH_RFSS V_MHz_ <=0." R.Ohm IS0 SUSTek OMPUTR IN. N LOK-IS0 MHz_0 LK_M <=0." ST 0 SLK PU_STOP# PI_STOP# P# IRF FS FS R 0KOhm G_FS G_FS R.Ohm R.Ohm G_FS G_FS 0P 0 0P _LK_IH _LK_MH_RF _LK_SIO_M 0.uF0V _LK_IH 0.uF0V L 0Ohm00MHz _LK_MH_LK _LK_MH_LK# _LK_PU_LK _LK_PU_LK# _LK_MH_RFSS 0P FS0 R 0KOhm G_FS0 ustom NL ate: Monday, November, 00 Sheet of.

19 *ll termination resistors should be near chip 0 mil 0 mil 0 mil 0 mil ustom Monday, November, 00 SUSTek OMPUTR IN. N LN-RTL00L. NL ate: Sheet of IUX XTL PI_ SK SK PI_ PI_ PI_ PI_ PI_ PI_ L_RP PI_ S PI_0 PI_ S TRL PI_ V PI_ PI_ PI_ IUX L_RN O L_TP TRL PI_0 PI_ PI_ XTL PI_ PI_ PI_0 PI_ PI_ ISOLT L_TN PI_ PI_ PI_ O PI_ PI_0 PI_ LN_ISL PI_ PI_ PI_ PI_ PI_ LN_RST XTL XTL +V.SUS_LN VL +V.SUS_LN V VL +V.SUS V +V.SUS_LN +V.SUS +V.SUS_LN +V.SUS_LN +V.SUS_LN 0.0UF0V TP TPb 0.uF0V 0.uF0V 0.uF0V Q0 HM 0.uF0V 0 0uF0V R Ohm 0.uF0V R.KOhm % 0 0.uF0V 0P L 0Ohm00Mhz 0.uF0V R.Ohm 0.uF0V R.Ohm P 0.uF0V R0.KOhm 0.uF0V P R.Ohm 0 0.uF0V 0.uF0V R.Ohm 0.0UF0V 0uF0V X MHZ R PF0PPM U RTL00L TX+ TX- V_0 0 RX+ RX- V_ TRL N0 N N V N N N N N N V_ N ISOLT N0 INT V_0 PIRST PILK GNT RQ PM V_0 0 V_ N ISL N 0 V_ V_ FRM N IRY N V_ V_ 0 0 N 0 V_ V_ PR SRR N N N V_ PRR STOP VSL TRY LKRUN 0 LNWK S V_ O UXI N SK N0 N L L N L0 N N XTL XTL N N RST 0.uF0V U T S SK I O ORG V PI_[:0],0,, L_RN L_RP L_TP L_TN PI_PRR#,,0, PI_FRM#,,0, PI_RQ#, PI_STOP#,,0, PI_TRY#,,0, PI_PR,0, PI_#,0, PI_VSL#,,0, PI_INT#,,0 PM_S# PI_#,0, PI_#,0, PI_GNT# _LK_LNPI UF_PI_RST#,,0,,, PI_#0,0, PI_IRY#,,0, PI_SRR#,,0, PM_SLP_S#,,,

20 ,,, PI_[:0] 0 +V.S_MPI +V.S _LK_MINIPI 0P +V.S_MPI MINI_PI ON +V.S_MPI TIP RING LN_RSRV LN_RSRV,, LP_0 LN_RSRV LN_RSRV,, LP_ LN_RSRV LN_RSRV LP_,, 0_LINKL LN_RSRV LN_RSRV0 0 LP_,, MPI_WLN_ONOFF# LN_RSRV LN_RSRV 0_TL LN_RSRV LN_RSRV LN_RSRV LN_RSRV LP_FRM#,,,, PI_INT# INT# V_ +VS_MPI.V_ INT# 0 PI_INT#,, RSRV RSRV IS_SYSIOS GROUN.VUX +V._MPI "-" LK RST# UF_PI_RST#,,,,, GROUN.V_, PI_RQ# RQ# GNT# 0 PI_GNT# PI_.V_ GROUN PI_ [] PM# PI_PM#,, [] RSRV PI_0 PI_ GROUN [0] PI_ [].V_ 0 PI_ [] [] PI_ RSRV [] PI_,, PI_# PI_ []# [] PI_0 [] ISL 0 R 00Ohm PI_ GROUN GROUN PI_ PI_ [] [] PI_0 [] [0] PI_ GROUN PR PI_ PI_PR,, [] [] 0 PI_,, PI_# []# [],,, PI_IRY# IRY# GROUN0.V_ FRM# PI_FRM#,,,,, PM_LKRUN# LKRUN# TRY# PI_TRY#,,,,,, PI_SRR# SRR# STOP# PI_STOP#,,, GROUN.V_ 0,,, PI_PRR# PRR# VSL# PI_VSL#,,,,, PI_# PI_ []# GROUN PI_ [] [] PI_ PI_ GROUN [] 0 PI_ PI_0 [] [] [0] GROUN PI_ PI_ GROUN [0] PI_ [0] [0]# PI_#0,, [0].V_ 0 PI_ PI_.V_ [0] PI_ [0] [0] PI_ PI_ RSRV [0] PI_0 [0] [00] +VS_MPI PI_ V_ RSRV [0] RSRV 00 INT_SRIRQ,,,, 0 GROUN GROUN 0 0 _SYN MN 0 0 _ST_IN _ST_OUT 0 0 _IT_LK _O_I0# 0 0 _O_I# _RST# 0 MO_UIO_MON RSRV UIO_ GROUN S_UIO_OUT S_UIO_IN S_UIO_O S_UIO_I UIO_ UIO_ 0 RSRV MPIT# V.VUX +V._MPI 0.uF0V +VS_MPI +V._MPI 0.uF0V +VS +V. 0 0.uF0V 0.uF0V +V.SUS_IH 0.uF0V +V._MPI G S Intel alexico(0.a+0.b) 0.b 0.a Tx: 00- m Tx: - m Rx: 0- m Rx:0- m Sleep: 0 m Sleep: 0 m Q N00 MPI_WLN_ONOFF# SI SI POST POST, WLN_ON# RN 0KOhm RN 0KOhm SUSTek OMPUTR IN. N MINIPI ustom NL ate: Monday, November, 00 Sheet 0 of.

21 "-." 0 0 P_VI[:0]=000 for R:. P_VI[:0]=00 for R:. P_VI[:0]=00 for R:. P_VI[:0]=00 for R:. 0 ustom Monday, November, 00 SUSTek OMPUTR IN. N -R(). NL <Variant Name> ate: Sheet of _SUSPN# _GRST# _SL _S _SL _S _ISL P_VI0 _ISL _GRST# _SUSPN# _SL _RI#_O _RI#_O _S P_VI P_VI P_VI0 P_VI P_VI +V. +V. +V. +V.S +V. +V. +V. +V._ +V.SUS_IH +V +V. +V. +V. 0.uF0V 0.uF0V U T0N 0 V WP SL S RN 0KOhm 0 P R0 0KOhm RN 0KOhm 0.uF0V 0.uF0V 0.uF0V R 0KOhm 0 0uF0V R 0KOhm 0.0UF0V 0uF0V NW- T TPb R 0KOhm R 00KOhm 0uF0V T0 TPb 0.uF0V 0uF0V RS U R H M H M P P P0 P J J K K F0 P 0 J K L H J K L M H0 J0 K0 L0 M0 H J K L M J K L F F H M R G H M H J F G M N T H N U F G J N P N P P R R T W R T V W W T0 V0 W0 R T V W R V R0 T T N P P F F F F F F N U H T U U V V W V W T V M N N N V_ORV_ V_ORV_ V_ORV_ V_ORV_ V_PIV_ V_PIV_ V_PIV_ V_PIV_ V_V_ V_V_ V_V_ V_V_ V_V_ V_V_ V_PHYV_ V_PHYV_ V_PHYV_ V_PHYV_ RSV RSV RSV RSV RSV RSV RSV RSV RSV RSV0 RSV RSV RSV RSV RSV RSV RSV RSV RSV RSV0 RSV RSV RSV MVN# SPKROUT RI_OUT# HWSPN# PM# GRST# LKRUN# PIRST# PILK GNT# RQ# ISL FRM# IRY# TRY# VSL# STOP# PRR# SRR# PR # # # 0# N N N N N N N N N N0 N N N N N IRQ IRQ IRQ IRQ IRQSRIRQ# IRQ0 IRQ IRQ IRQ IRQ VPPN VPPN0 VN# VN# R 00KOhm R 00Ohm RN 0KOhm R 0KOhm 0.uF0V G S Q0 N00 R 0KOhm T TPb RN 0KOhm NW- L Ohm00MHz Irat=00m R 0KOhm PI_#,,0 PI_#,,0 PI_#0,,0 PI_PR,,0 PI_VSL#,,,0 PI_IRY#,,,0 PI_SRR#,,,0 PI_STOP#,,,0 _LK_PI UF_PI_RST#,,,0,, PM_LKRUN#,0, PI_GNT#0 PI_PM#,0, SPKR 0 VPPN0 VPPN MVN# PM_RI# PI_,,0, _S# PM_SLP_S#,,, INT_SRIRQ,,0,, VN# PI_#,,0 PI_PRR#,,,0 VN# PI_TRY#,,,0 PI_RQ#0, PI_FRM#,,,0

22 RXTVRFFIL0 To implement as close as possible to R To apply shield Not Support FUNSL0 Memory Stick Memory ard etect FUNSL 0 0 M_# : Memory ard etect 0 SmartMedia Turn-on voltage 0. V MMS ustom Monday, November, 00 SUSTek OMPUTR IN. N -R(). NL ate: Sheet of PI_ PI_ PI_ PI_0 VRF_ PI_ PI_0 PI_ PI_0 PI_ RXT_ PI_ PI_ PI_ PI_ PI_ PI_ PI_ PI_ PI_ PI_ PI_ PI_ PI_0 PI_ PS_ PI_ PI_ PI_ PI_ PI_ PI_ PI_ PI_ PI_ FIL0_ TP0-_ TP0+_ TP0+_ TP0-_ TPIS0 M_# FUN0_S_# FUN_SM_# TPIS0 FUN0_S_# FUN_SM_# M_# S_ S_0 MS_S MS_SIO SMS_LK S_M M_WP# TP0+_ TP0+ TP0-_ TP0- TP0- TP0-_ TP0+_ S_ S_ TP0-_ TP0+_ TP0-_ TP0+_ XOUT_ XIN_ MS_# FUN0_S_# M_# S_ SMS_LK S_ FUN0_S_# M_WP# S_M MS_# MS_S S_ MS_SIO SMS_LK S_0 SM SM0 SM0 SM TP0+ R_LK_ +V._M_V +V._ +V. +V. +V._M_V +V._M_V +V._M_V RN0 0KOhm ON S_R_P M M M M M M M M M M0 S S S S S S S S S SWP S MS_VSS MS_S MS_V MS_SIO MS_RSRV MS_INS MS_RSRV MS_SLK MS_V MS_VSS S_T S_T0 S_VSS S_LK S_V S_VSS S_M S_T S_T NP_N NP_N S_WP_PROTT S TT 0.0UF0V R Ohm 0.0UF0V R 0KOhm JP I_ 0.0UF0V RS U R P R T V W P R T R T V W R T V W V W P R T V W R V W T V W V W V G G G F F F F G G H H H J J K K M L L M L L K H J M F K L H M F J W W V V P R R T T R R P P P N M M L K L L L L K K K J J G G R R R R R R0 R R R R R R R R R R0 R R R R R R R R R R0 T T T T T T0 T T T T T T T T T T0 IOR# IOWR# O# W# # # RG# RST WIT# WPIOIS# RYIRQ# V V VS# VS# # # INPK# INT# INT# INT# TST SM SM SM SM MSSSM MSSIOSM SM SM0 SMLV SMWP# SMR# SMR# SMW# ST ST ST ST0 SML SM SLKMSLK M# MWP# SML SM# FUNSL0 FUNSL XI XO FIL0 PS VRF RXT TPN TPN0 TPP TPP0 TPN TPN0 TPP TPP0 TPIS TPIS0 X.Mhz 0 P G S Q0 SI0S 0.uF0V R Ohm R 0KOhm % 0 0.U 0 0.uF0V R.KOhm RN0 0KOhm ommon hoke L R Ohm RN0 0KOhm P 0PF0V R Ohm RF S G Q SI0S RN0 0KOhm P PI_[:0],,0, PI_INT#, PI_INT#, LOK# FRM# RFU VSL# TRY# STOP#0 0 0 # IRY# PRR# # 0 PR 0 RFU 0 0 RFU 0 IOR# RST#RST IOWR# O# GNT#W# SRR#WIT# 0## #RG# 0# # # INT#IRQ# STSHGSTSHG#V VS VS RQ#INPK# UIOSPKR_IN#V LKRUN#IOIS# MVN# PI_INT#,,0 LK_

23 SOKT -OUN S0-S: (Max.. ) S0-S: (Max. ) S0-S: (Max. 0. ) POWR SWITH S0-S: (Max. ) 0 Use PMI debug card : change R to 0K, delete R ustom Monday, November, 00 SUSTek OMPUTR IN. N PMI SOKT. NL <Variant Name> ate: Sheet of +VPP +V +V +V. +V +V. +V +V +VPP +VPP +V U G 0 V0 V.V_.V_ V_ V_ O V VPP V_ V_ V_ VPP VPP0 SHN P 0.uF0V 0.UFV 0 0.0uFV 0 0uF0V 0.UFV ON PMI_ON_P IOR# IOWR# O# W# # # RG# RST WIT# WP RY V V VS# VS# # # INPK# V V VPP VPP _POWR _POWR _POWR _POWR _POWR _POWR _POWR _POWR _POWR _POWR0 _POWR _POWR _POWR _POWR _POWR _POWR NP_N NP_N P_ P_ P_ P_ 0.UFV 0 0PF0V 0 0.UFV 0PF0V R KOhm 0 0.uF0V 0uF0V 0 0uF0V 0.0UF0V 0 0uF0V 0 0.uF0V 0 0.uF0V # VN# VN# # #RG# RFU PRR# VS # IOR# 0 0 RFU LOK# IOWR# 0 # LKRUN#IOIS# RFU 0## 0 IRY# VSL# FRM# STOP#0 0# VS O# 0 PR 0 TRY# 0 LK_ GNT#W# RST#RST SRR#WIT# INT#IRQ# UIOSPKR_IN#V STSHGSTSHG#V # # RQ#INPK# VPPN0 VPPN

24 ON +VS_I I_RST# NP_N I_P NP_N I_P I_P R I_P KOhm I_P I_P0 I_P I_PSL I_P 0 0 I_P I_P I_P +V.S I_P R I_P I_P 0Ohm I_P0 I_P RN 0 0 0KOhm I_PRQ I_PIOW# I_PIOR# I_PIORY I_PSL I_PK# 0 0, INT_IRQ I_PIOS# I_P I_PPIG# +V.S I_P0 I_P I_PS# I_PS# RN +VS +VS_I I_PSP# 0KOhm RN I_PIOS# I_PSP# 0KOhm 0 RN I_PPIG# 0 0KOhm 0 NP_N + NP_N UF.V H_ON_P 0 +VS_I +VS_I RN 0KOhm RN 0KOhm I_RST# Q UMKN Q,, PI_RST# UMKN SUSTek OMPUTR IN. N ustom NL H onnector ate: Monday, November, 00 Sheet of.

25 0 R KOhm ON NP_N NP_N cd_rom_0p P_ +V.S I_SSL 0 _L R_ I_RST# I_S I_S I_S 0 R I_S I_S0 0Ohm I_S I_S RN 0 I_S I_S I_S I_S 0KOhm I_S I_S I_SIORY I_S 0 I_S I_S0 I_SRQ I_SIOR# I_SIOW# 0 I_SIOS# I_SK# SUS&P O : Reverse type -- Pull high ( Master ), INT_IRQ I_SPIG# I_S HT O : Normal type -- Pull low ( Master ) I_S0 I_S I_SS# I_SSP# I_SS# +VS_I 0 +VS_I + +V.S I_SSL 0 UF.V RN I_SSP# 0KOhm RN I_SIOS# 0KOhm RN I_SPIG# 0KOhm P_ +VS_I SUSTek OMPUTR IN. N ustom NL O onnector ate: Monday, November, 00 Sheet of.

26 0 _LK_KPI P HG_FULL_O K_TLOW# T_LLOW#_O 0, T_SL SM_T SM_T +V. RN 0KOhm +VOR +V.,,0,, INT_SRIRQ _LK_KPI,,,0,, UF_PI_RST#,0, LP_FRM#,0, LP_,0, LP_,0, LP_,0, LP_0 RN 0KOhm K_P KPURST_Q K_G0 KSI_Q K_TLOW# KYTT KYTT SL_T S_T T_SL#: Hi : ell Low: ell T_SL# Q UMKN ell battery mode:.anias PU run 00MHz.eleron PU throttling 0% +V Q0 UMKN +V Q0 UMKN T_LRN KRSM WTHOG OP_S#,0, PM_LKRUN# T_IN#_O FN_ K_J IN_O ISTP# MRTHON# INTRNT# MIL# LR_J# J_L# SWJ_N# INTLK_Q INTT_Q SL_T S_T T_SL# U PSRIRQ PLLK PLRST# PLFRM# PL PL PL P0L0 P P P P0 M S0-S: (. m Typ, m Max.) LxWxH=xx. PINT0 PINT* PRX PTX PSLK PSRY#LKRUN# P0INT* PINT0 PINT0-WIR PINT0-WIR PNTR0* PNTR* PPWM0 PPWM PN PN PN PN PN PN PN P0N0 KLK_S MOUSLK_S PINT INTLK_Q PINT KT_S PINT MOUST_S P INTT_Q P P0 PSL PS P: Power button overwrite disable. Only can be pulled down as default value than can be used as a input. 0 +V. +V. +V. +V. +V.S_IH P,P,P,P0 are wake-up event inputs when K in standby mode +VS K_X PF P,P,P,P0 are wake-up event inputs when K in standby mode R MOhm K_X SROLLOK# NUM_L# P_L# KSO KSO KSO KSO KSO KSO0 KSO KSO KSO KSO KSO KSO KSO KSO KSO KSO0 KSI KSI KSI KSI KSI KSI KSI KSI0 K_X K_X T_IN#_O RN 0KOhm RN 0KOhm RN 0KOhm RN 0KOhm RN 0KOhm V VRF P P P P PKSO PKOS PKSO PKSO PKSO PKSO0 PKSO P0KSO P0KSO P0KSO P0KSO P0KSO P0KSO P0KSO P0KSO P00KSO0 PKSI PKSI PKSI PKSI PKSI PKSI PPWM0KSI P0PWM00KSI0 X MHZ XIN XOUT P0XOUT PXIN RST# NVSS VSS VSS PF IN_O KRSM K_TLOW# PM_LKRUN# K_XTSMI 0.uF0V 0.uF0V udio J pin depends on Keyboard Matrix. N follow MN Keyboard Matrix RN 0KOhm ST_PIRSTNS# KSO KSI KSI KSI KSI MIL_L# PI_RSTNS# +V. Follow MN +V. +V. RN RN RN RN RN RN RN KSI_Q +V.SUS_IH 0KOhm 0KOhm 0KOhm 0KOhm 0KOhm 0KOhm 0KOhm ON SI SI ZIF_ON_P K_XTSMI +V RN 0KOhm KPURST_Q MIL_L# K_XTSMI SROLLOK# NUM_L# P_L# ST_PIRSTNS# KSI KSI KSI KSO0 KSO KSO KSI KSO KSO KSO KSO KSO KSO KSI KSO KSI KSI KSO0 KSI0 KSO KSO KSO KSO KSO Q UMKN KYTT KYTT +V.SUS_IH RN 0KOhm Q0 UMKN I_PSP# +V.S_IH RN 0KOhm K US UK JP KYTT H L L KYTT H H L KSI_ XTSMI#_ I RN 0KOhm R 0Ohm + L YLLOW&GRN K_G0 KPURST_Q NUM_L# RN 0KOhm + L NUM +V. R 0Ohm +V.S YLLOW&GRN KSI0 KSI KSI KSI KSI KSI KSI KSI P_L# +VS Q UMKN +VS Q0 UMKN + L P R 0Ohm RP KOhm 0 RP KOhm 0 RP KOhm 0 RP KOhm 0 RP KOhm 0 RPF KOhm 0 RPG KOhm 0 RPH KOhm 0 YLLOW&GRN SROLLOK# + L SR +V. H0GT KPURST R 0Ohm YLLOW&GRN +V.S +V. RN.KOhm RN.KOhm RN.KOhm RN.KOhm SL_T S_T INTLK_Q INTT_Q RN.KOhm RN.KOhm RN.KOhm RN.KOhm KLK_S MOUSLK_S KT_S MOUST_S RN RN 0KOhm 0KOhm T_LRN K_P K-M SUSTek OMPUTR IN. N ustom. NL ate: Monday, November, 00 Sheet of

27 PULL IH LOS TO IT0 "-." P: dd FHW ROM PN: LOS TO IT0 LPT +VSUS Super IO 0 ustom Monday, November, 00 SUSTek OMPUTR IN. N SIO-IT0. NL <Variant Name> ate: Sheet of SLT_USY LPT_P LPT_P SLT_F# SLT_ST# IRTX FWHHINIT# LPT_P SLT_P LPT_P LPT_P0 LPT_SLT SLT_SLIN# SLT_K# SIOSMI# FWHHINIT# LPT_P LPT_P SLT_RROR# SIOSMI# LPT_P SLT_INIT# IRRX _SIO +V.S +VRF_SIO +V.S _SIO _SIO +VS +VOR +VS +VS +V. +V.S +V. +VRF_SIO +V +V +V.S 0.uF0V P 0.uF0V RN 0KOhm 0uF0V U WHU RST# VPP TL# 0 Q0 Q Q Q Q Q Q V R#LK 0 I V V INIT#O# W# RYY# Q R0.KOhm Q PMS0 RN 0KOhm RN.KOhm RN.KOhm UF0V U ITIT0F TR#JP RTS#JP SR# V0 SOUTJP SIN F0GP0 FGP FGP FGP FIRQIN0GP FIRQINGP FIRQINGP FIRQINGP 0 F0VI_I0GP0 FVI_IGP FVI_IGP FVI_IGP FVI_IGP FVI_O0GP FVI_OGP FVI_OGP FVI_OGP0 FVI_OGP F0GP FGP FGP FGP FGP FGP FGP0 FGP FR#GP V LRQ# SRIRQ L0 L L L PILK LKIN LRST# LFRM# FS#GPSIO FW#GP JSXGP0 JSYGP JSGP JSGP JSXGP JSYGP JSGP JSGP NSL# MTR# MTR#SRST RV# RV#SLK WT# IR# STP# USY P SLT V VIN0 VIN VIN VIN VIN VIN VIN VIN VRF TMPIN TMPIN TMPIN IRRXMII_INGP IRTXMII_OUTGP IRRXGP IRTXGP PM#GPSPRS# FN_TLGPSPFT# FN_TLGP FN_TLGP0 VH VT FN_TFGP FN_TGP FN_TGP SKHG# WPT# INX# TRK0# RT# WGT# HSL# TS# RI# # SIN SOUTJP SR# RTS#JP TR#JP TS# RI# # P P P P P P P P0 ST# F# RR# INIT# SLIN# K# 0P RN.KOhm Q PMS0 0P 0.uF0V RN.KOhm 0.uF0V JP SHORTPIN LP_,0, LP_FRM#,0, IS_SYSIOS 0 IRTX SLT_F# LPT_P H_INIT#, UF_PI_RST#,,,0,, LPT_P SLT_USY LPT_P0 SLT_INIT# LP_,0, SLT_RROR# SLT_ST# LP_0,0, LP_,0, _LK_FWHPI LPT_P LPT_P FWH_WP# UF_PI_RST#,,,0,, LP_RQ#0 LP_FRM#,0, PI_PM#,0, INT_SRIRQ,,0,, LPT_P _LK_SIO_M SLT_P SIO_SMI# LPT_SLT LP_,0, SLT_SLIN# SLT_K# IRRX LPT_P LP_,0, LP_0,0, LPT_P _LK_SIOPI LP_,0,

NV11,4Mx16 DDR, RGB, INTERNAL DVI-I, AGP.

NV11,4Mx16 DDR, RGB, INTERNAL DVI-I, AGP. . NV.V 00PF 00PF 00PF 0.UF 0.UF 0.UF 0.UF 0UF 0UF 0 0.UF 0.UF.V TO- -pin package Semtech Z, Unisem US0 00 NV O- RG-PWR-IN.V@ /- 0mV 0UF 00PF 00PF 0 00PF 0UF 00PF 0UF 0 0.UF 0 00PF 0.UF 0 O0 U POWR SNS

More information

core Tiny6410.sch DM9000 DM9000-etc.sch AC97 AC97-etc.sch USB HUB USB-HUB.sch Tiny6410SDK 1103

core Tiny6410.sch DM9000 DM9000-etc.sch AC97 AC97-etc.sch USB HUB USB-HUB.sch Tiny6410SDK 1103 core Tiny0.sch M000 M000-etc.sch -etc.sch US HU US-HU.sch Tiny0SK 0 M_ VV V V V V V V V V V VN VSYN VLK VUS OTGI OTGM OTGP IN0 S_LK S_n S_T0 S_T OUT0 INT INT INT RST ( 红色 ) Tiny0 Tiny0 P Power Supply S

More information

+12V R16 100K +12V R17 100K R19 R18 100K 100K AVPP BVPP C21. C20 0.1uF. 0.1uF NOTES:

+12V R16 100K +12V R17 100K R19 R18 100K 100K AVPP BVPP C21. C20 0.1uF. 0.1uF NOTES: +V +V R 00K U S S G G SI.V +V V _VPPEN _VPPEN0 _VEN _VEN0 _VPPEN _VPPEN0 _VEN _VEN0 R0 00K R 00K + 0uF _VPPEN _VPPEN0 _VEN _VEN0 _VPPEN _VPPEN0 _VEN _VEN0 V 0.uF U VIN VPPIN VPP0 VPP V0 V VPP0 VPP V0 V

More information

+12V R17 100K +12V R18 100K R19 100K R20 100K AVPP BVPP. C21 0.1uF. C20 0.1uF NOTES:

+12V R17 100K +12V R18 100K R19 100K R20 100K AVPP BVPP. C21 0.1uF. C20 0.1uF NOTES: +V +V R 00K U S S G G SI.V +V V _VPPEN _VPPEN0 _VEN _VEN0 _VPPEN _VPPEN0 _VEN _VEN0 R 00K R 00K + 0uF _VPPEN _VPPEN0 _VEN _VEN0 _VPPEN _VPPEN0 _VEN _VEN0 V U VIN VPPIN VPP0 VPP V0 V VPP0 VPP V0 V SHN 0

More information

Am186CC and Am186CH POTS Line Card

Am186CC and Am186CH POTS Line Card RVISION HISTORY RV. T INITILS.0 // JSK m and mh POTS Line ard Reference esign NOT: The purpose of this design is to illustrate how to connect some of the M digital blocks together. It is not intended to

More information

Headers for all pins sorted by pin no. (unpopulated) TSX-1001 Cortex-M0. Oscillator 44MHz

Headers for all pins sorted by pin no. (unpopulated) TSX-1001 Cortex-M0. Oscillator 44MHz V V Way type onnector US Type onnector x.v.v Regulators Headers for all pins sorted by pin no. (unpopulated) Prototyping area with power and GNs (unpopulated) RS Transceiver US to Serial onverter Expansion

More information

Generated by Foxit PDF Creator Foxit Software For evaluation only.

Generated by Foxit PDF Creator Foxit Software   For evaluation only. I_ST I_SLK K_% R K_% R L_0 L_ L_ L_ KEY TON_STHL /F NN_ NN_ P M VS OUTL P OUTR VR MIIN VREF V HOSI LOSI R X pf LOSO.KHZ M_% pf HOSO X pf MHz HOSI 0 pf POWER Generated by Foxit PF reator Foxit Software

More information

Service Information. Service. Service. Service FW-V220. Product Service Group CE Audio A02-160

Service Information. Service. Service. Service FW-V220. Product Service Group CE Audio A02-160 Service Service Service W-V0 0-0 Product Service Group udio Service Information lready published Service Informations: ORRTION TO SRVI MNUL elow are corrections to the circuit diagram parts list: OMI OR

More information

J1B B1 B3 B5 B7 B9 B11 B13 B15 B17 B19 B21 B23 B25 B27 B29 B31 B33 B35 B37 B39 B41 B43 B45 B47 B49 B51 B53 B55 B57 VCC VCC USB_DET

J1B B1 B3 B5 B7 B9 B11 B13 B15 B17 B19 B21 B23 B25 B27 B29 B31 B33 B35 B37 B39 B41 B43 B45 B47 B49 B51 B53 B55 B57 VCC VCC USB_DET GP0 GP0 GP0 P0 GP0 GP GP GP GP GP GP GP P GP0 GP GP GP GP GP GP GP GP0 GP GP GP GP GP GP GP GP0 GP GP GP GP GP GP GP GP0 GP GP GP GP GP GP GP GP00 UINO ONE PIN EFINE GP0 GP GP GP GP GP GP GP GP0 GP GP

More information

HF SuperPacker Pro 100W Amp Version 3

HF SuperPacker Pro 100W Amp Version 3 HF SuperPacker Pro 00W mp Version Revised 0 0 V Stamps KOOR This is the third generation HF SuperPacker Pro 00W Version home construction project offered by HF Projects. This is a group construction project

More information

RSC CHIP VDD P05 P03 P01 P04 VDD GND PWM0 AVDD VDD AVDD P0-2 P0-5 P0-1 P0-6 P0-4 P0.3 GND P00. Y1 3.58MHz P00 P01 AGND P01 P00 P02 P02 P07 P0-0 P0-7

RSC CHIP VDD P05 P03 P01 P04 VDD GND PWM0 AVDD VDD AVDD P0-2 P0-5 P0-1 P0-6 P0-4 P0.3 GND P00. Y1 3.58MHz P00 P01 AGND P01 P00 P02 P02 P07 P0-0 P0-7 Place as close to pins of U as possible. RS HIP 0-00 RS-x emo/evaluation oard: RS-000 Thursday, ecember, 00 Size ocument Number Rev ate: Sheet of P XI P0 P0 P0 P0 P00 PN P0 P0 P0 P0 P0 P0 P0 P0 P XO -XM

More information

RETICLE 2 NORTH SW2 DPDT SOUTH. LM339A TxD1 Out 11 U2D DEC PULSE 1 FOCUSER-2 3.0V 17 CCD EAST U2A AUX -6 FOCUSER-2 FOCUSER SW1 DPDT

RETICLE 2 NORTH SW2 DPDT SOUTH. LM339A TxD1 Out 11 U2D DEC PULSE 1 FOCUSER-2 3.0V 17 CCD EAST U2A AUX -6 FOCUSER-2 FOCUSER SW1 DPDT J KYP PWR J TX0\ RTIL RX0\ U V V NORTH V- NORTH/SH LM J RS V MIS XMIT LX00 XMIT LX00 RV MIS RV U SH V LM RN V V 0K J U LN 0 RX0\ 0 V TTRY LM Tx Out TX0\ Rx In Tx Out RTIL 0 Rx In U 0 V LM 0 PULS FOUSR-

More information

AS1117M3 or LM1117MPX-ADJ REG_VDD ADJ. C20 0.1uF U6. + C57 10uF R K 1% GND 3.92K 1%

AS1117M3 or LM1117MPX-ADJ REG_VDD ADJ. C20 0.1uF U6. + C57 10uF R K 1% GND 3.92K 1% K POWER SW JP EXTERNL POWER FUSE 0. uf VT + 0 uf SM or LMMPX-J REG_V VIN VOUT + 0uF 0 0.uF U R 0.0K % J R.K % REG_V J PV PV_US_TGT V_M0X POWER_SELET R0 0Ohm V to V ENTER POSITIVE.

More information

AS1117M3 or LM1117MPX-ADJ ADJ. C20 0.1uF + C56. + C57 10uF. 10 uf R K 1% R18 GND 10.0K 1%

AS1117M3 or LM1117MPX-ADJ ADJ. C20 0.1uF + C56. + C57 10uF. 10 uf R K 1% R18 GND 10.0K 1% K POWER SW JP EXTERNL POWER FUSE 0. uf VT 0 uf R SM or LMMPX-J VIN VOUT U 0.0K % J R.K % 0uF REG_V 0 0.uF REG_V J PV PV_US_TGT V_M0X POWER_SELET R0 0Ohm V to V ENTER POSITIVE.

More information

All use SMD component if possible

All use SMD component if possible R0 0K MF SW0 NEXT R0 0R LE0 STNY & POWER ON GN R0 SW0 PREV R 0 MF R 0 MF R 0K MF R0 K MF SW0 FF GN SNP OFF OR GN Q0 S Q0 S LE R k R k 00n R 0K MF M0 R0 K MF SW0 FR +V() Q0 R 0K MF GN R0 0 R 0 GN VF_on_off

More information

REVISION HISTORY DESCRIPTION INITIAL SCHEMATIC AIY REMOVED ANALOG SWITCHES CHANGED FEEDBACK

REVISION HISTORY DESCRIPTION INITIAL SCHEMATIC AIY REMOVED ANALOG SWITCHES CHANGED FEEDBACK REVISION HISTORY Notes - Unless otherwise noted. Resistances values in Ohms. apacitance values in micrarads (uf). ll 0.uF and 0.0uF capactors are decoupling and should be placed near the I they are shown

More information

SVS 5V & 3V. isplsi_2032lv

SVS 5V & 3V. isplsi_2032lv PU 000pF 000pF 000pF 0 000pF 000pF 000pF 000pF 000pF 000pF 000pF 000pF 000pF 000pF 0 000pF 000pF 000pF 000pF 000pF 000pF 000pF FLSH.0uF.0uF.0uF 0.0uF ata uffer.0uf.0uf.0uf.0uf SVS V & V.0uF.0uF.0uF isplsi_0lv.0uf.0uf

More information

B0549-SCH-01 RD VEGA STDP4028 (DVI to DPTx) Reference Design PCB# Revision History

B0549-SCH-01 RD VEGA STDP4028 (DVI to DPTx) Reference Design PCB# Revision History 0-SH-0 R-0 VEG STP0 (VI to PTx) Reference esign P# 00- Revision History SHEMTI SHEET ate uthor Version omments 0. ontents, Revision History Sept., 00 Tony W. Rev. Initial schematic. 0. Overview Oct., 00

More information

CLKOUT CLKOUT VCC CLKOUT RESOUT OSCOUT ALE TEST AD0 66 AD2 INT0 INT0 AD INT1 AD INT2/INTA0 AD5 AD7 AD7 INT AD8 AD8 AD10

CLKOUT CLKOUT VCC CLKOUT RESOUT OSCOUT ALE TEST AD0 66 AD2 INT0 INT0 AD INT1 AD INT2/INTA0 AD5 AD7 AD7 INT AD8 AD8 AD10 I U N R 00K RSIN* RST S N.0u Y LK TP RP K L TP USY INT0 INT RISMINT P.0 P. P. P. P. P. P. RY OL RX0 TX0 T P.0 P. P. P. S* S* S* S* RROR* SLK U LKIN LKOUT LKOUT LKIN LKOUT OSOUT 0 OSOUT L L RSIN* L 0 0

More information

INDEX/ RESET& EEPROM JINPIN ELECTRICAL COMPANY LTD.ZHUHAI.S.E.Z SF_CE SF_SO SF_CLK SF_SI SF_CE SF_SO SF_CLK SF_SI PC_SCL PC_SDA SCL SDA RST

INDEX/ RESET& EEPROM JINPIN ELECTRICAL COMPANY LTD.ZHUHAI.S.E.Z SF_CE SF_SO SF_CLK SF_SI SF_CE SF_SO SF_CLK SF_SI PC_SCL PC_SDA SCL SDA RST N Updata /N P. R.K R 00 R 00 R.K P_SL P_S V R K SF_E U PMVF00 E SO WP VSS V HOL SK SI SF_LK V 0.UF/V SF_E SF_LK P_SL P_S SL S V SL' S' SF_E SF_LK P_SL P_S SL S V SL' S' U T 0 V WP SL S SL' S' 0.UF/V R

More information

KEIm Baseboard. PAGE DESCRIPTION 1 Block Diagram, History 2 SoM Connector. 3 LCD Connector. 4 Ethernet. 5 UART 6 Analog 7 Peripheral 8 Power

KEIm Baseboard. PAGE DESCRIPTION 1 Block Diagram, History 2 SoM Connector. 3 LCD Connector. 4 Ethernet. 5 UART 6 Analog 7 Peripheral 8 Power KEIm aseboard REV TE PGES ESRIPTION.0.0 Oct//0 ll INITIL REVISION RELESE..0 Feb//0 ll MP REVISION RELESE PGE ESRIPTION lock iagram, History SoM onnector L onnector Ethernet URT nalog Peripheral Power KONO

More information

CD-DET TP5_CS- LCDPWR RFPWR CHPD5 GP05 GP25 RST5 L13 D12 D11 D10 LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS- LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS-

CD-DET TP5_CS- LCDPWR RFPWR CHPD5 GP05 GP25 RST5 L13 D12 D11 D10 LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS- LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS- SPST SW L 0uH.uF TP HEER NO STUFF TP 0 HEER NO STUFF TP TP pf Y.uF.uF 0 HEER NO STUFF 0 HEER NO STUFF MHz, 0ppm pf.uf (OUT) (IN) R 0K /W % 0uF OUT OUT OUT OUT KLT L 0 L_MISO L_MOSI L_SK S_S- L_S- L_- L_

More information

MT9V128(SOC356) 63IBGA HB DEMO3 Card

MT9V128(SOC356) 63IBGA HB DEMO3 Card MT9V(SO) IG H MO ard Page escription Page lock iagram Pinout Sensor Power Supply VideoOut_lock_Reset xternal Interface Rev Who ate escription Rev 0.0 jwrede 0/0/0 ase Schematic for ustom esign Rev 0. aralex

More information

1K21 LED GR N +33V 604R VR? 1K0 -33V -33V 0R0 MUTE SWTH? JA? T1 T2 RL? +33V 100R A17 CB? 1N N RB? 2K0 QBI? OU T JE182 4K75 RB? 1N914 D?

1K21 LED GR N +33V 604R VR? 1K0 -33V -33V 0R0 MUTE SWTH? JA? T1 T2 RL? +33V 100R A17 CB? 1N N RB? 2K0 QBI? OU T JE182 4K75 RB? 1N914 D? L P.O. O X 0, N L R. PROROUH, ONRIO N KJ Y PHO N (0) FX (0) 0 WWW.RYSON. ate : Size : 000 File : OVRLL SHMI.Schoc Sheet : 0 of 0 Rev : rawn : 0.0 0K K 0K K 0K0 0K0 0K0 0K0 0K0 00K R K0 R K 0R??? 00N M?

More information

Sirius-Rx-232. Sirius-Tx-232. SIRIUS-Rx. STATUS Prog RC-5. SIRIUS-Rx. Prog RCA-5 DAB-SDA DAB-SCL STAYUS AM-SMETER POWER-ON POWER-ON CE-PLL

Sirius-Rx-232. Sirius-Tx-232. SIRIUS-Rx. STATUS Prog RC-5. SIRIUS-Rx. Prog RCA-5 DAB-SDA DAB-SCL STAYUS AM-SMETER POWER-ON POWER-ON CE-PLL UIO-OUT& U&.SH Sirius-Tx- +V-SY Sirius-Rx- -S -SL - S MU MU.SH M&M M&M.SH M ST M-SMETER E-PLL +V- +V- T-IN T-IN T-LK +V-STY +V-STY T-OUT ate: -Sep-00 Sheet of ile: :\aa\t. rawn y: RS-Tx RS-Rx R- STYUS

More information

8V Title SCHEMATIC, 8V89317EVB REV A. Date: Friday, June 14, Power Supply. XTAL Interface. 12.8MHz TCXO/OCXO LED Status IN1 OUT1

8V Title SCHEMATIC, 8V89317EVB REV A. Date: Friday, June 14, Power Supply. XTAL Interface. 12.8MHz TCXO/OCXO LED Status IN1 OUT1 isclaimer: IT is providing this schematic for reference purposes only. lthough the schematic was taken from a known working design, it is being provided "as is" without any express or implied warranty

More information

MSP430F16x Processor

MSP430F16x Processor MSP0x Processor V_. V_ V_. U Vcc Vcc R 0K SW, ETHER_T_00, ETHER_T_0, ETHER_T_0, ETHER_T_0, ETHER_T_0, ETHER_T_0, ETHER_T_0, ETHER_T_0 P.0/TLK P./T0 P./T P./T P./SMLK P./T0 P./T P./T /RST/NMI 0.u P UTTON_

More information

1 INDEX & POWER, RESET 2 RF, SERVO & MPEG - MT1389E 3 MEMORY - SDRAM, FLASH/EEPROM 4 VIDEO OUT 5 AUDIO DAC WMA8766

1 INDEX & POWER, RESET 2 RF, SERVO & MPEG - MT1389E 3 MEMORY - SDRAM, FLASH/EEPROM 4 VIDEO OUT 5 AUDIO DAC WMA8766 OMMON_H_V MT (LQFP) V emo oard for Sanyo Slim H PUH INX & PO, ST F, SVO & MPG - MT MMOY - SM, FLSH/POM VIO OUT UIO WM NM TYP VI igital V SUPPLY V igital.v MT FV Servo.V MT LO_V Laser iode.v F V PIKUP H

More information

A[0..14] A[0..15] D[0..7] A[0..15] D[0..7] D[0..7] R/W I/O Phi0 MAP R/W R/W. I/O Phi0 MAP. Phi0 MAP. ROMDIS Phi2. ROMDIS Phi2. Id: 1/

A[0..14] A[0..15] D[0..7] A[0..15] D[0..7] D[0..7] R/W I/O Phi0 MAP R/W R/W. I/O Phi0 MAP. Phi0 MAP. ROMDIS Phi2. ROMDIS Phi2. Id: 1/ Power power.sch udio SOUN_OUT audio.sch Phi P[0..] P[0..] Phi P[0..] P[0..] PU Phi P[0..] P[0..] [0..] [0..] I/O MP ROMIS Phi [0..] [0..] I/O MP ROMIS Phi UL [0..] [0..] VI_S MP ula.sch LUE RE SYN M[0..]

More information

BF4 BLOCK DIAGRAM. Mobile P4 prescott or Celeron prescott. North Bridge: 852GME (Montara-GT) Sourth Bridge: ICH4-M. Clocking

BF4 BLOCK DIAGRAM. Mobile P4 prescott or Celeron prescott. North Bridge: 852GME (Montara-GT) Sourth Bridge: ICH4-M. Clocking F LOK IGRM PU OR V PG, POWR IRUIT PG.. TTRY HRGR PG Mobile P prescott or eleron prescott Pins (Micro-FPG) PG, PU Thermal Sensor PG locking K PG PS R-SOIMM PG R-SOIMM Primary I - H PG R SRM.V LVS L Panel

More information

PCLKS SYNCHS PDATS[3:0] PCODES[3:0] STATCLKS CMDCLKS PCLKW SYNCHW PDATW[3:0] PCODEW[3:0] Sheet_2 CMDCLKS STATCLKW CMDDATW STATDATW PDACK[1:0]

PCLKS SYNCHS PDATS[3:0] PCODES[3:0] STATCLKS CMDCLKS PCLKW SYNCHW PDATW[3:0] PCODEW[3:0] Sheet_2 CMDCLKS STATCLKW CMDDATW STATDATW PDACK[1:0] STTTW STTLKW POW[:0] PTW[:0] SYNHW PLKW Sheet_ STTTS STTLKS POS[:0] PTS[:0] SYNHS PLKS Sheet_ Spareates PLKS SYNHS PTS[:0] POS[:0] STTLKS STTTS MLKS MTS Sheet_ PLKW PLKS SYNHW SYNHS PTW[:0] PTS[:0] POW[:0]

More information

3V3 DECOUPLING DS90LV018A MCLKTON 4U7/10V +/-10% C196 +/-10% LCLK1IN+ NMCLKTON SK18 74LS123 MULTI +/-5% C N C94 10N

3V3 DECOUPLING DS90LV018A MCLKTON 4U7/10V +/-10% C196 +/-10% LCLK1IN+ NMCLKTON SK18 74LS123 MULTI +/-5% C N C94 10N 0 THIS RWG ONORMS TO.S. -T-0-00-0- U/0V +/-% 00N +/-0% 0N +/-0% U/0V +/-% 00N +/-0% 0 0N +/-0% R R 0R % P/0V +/-% K % U S YLLOW U 0 U U S0LV0 MLKTON /R S S R SK LS MULTI U/0V +/-% 00N +/-0% 0N +/-0% LLK+

More information

POWER Size Document Number Rev Date: Friday, December 13, 2002

POWER Size Document Number Rev Date: Friday, December 13, 2002 R0 [ /W 0 0.00uF/00V - D0 KP0M L0 L D0 N 0 00uF/00V 0 0.uF R0 M [ /W R0 M [ /W R0 M [ /W R0 M [ /W 0 0.00uF/KV D0 PS0R 0 0uF R0 00K [ W D0 FR0 R0 0 [ /W O O T0 O,, POWER X'FMR 0, D0 DQ0 R [ /W 0.00uF/00V

More information

Realtek Semiconductor Corp. Title RTL8213(M)_FHG_V1.0

Realtek Semiconductor Corp. Title RTL8213(M)_FHG_V1.0 Fiber LE RJ M RYSTL EEPROM SRM & FLSH POWER PWRJK Jumper for GPIOs URT Realtek Semiconductor orp. RTL(M)_FHG_V.0 Size ocument Number Rev lock diagram.0 ate: Tuesday, November, 00 Sheet of ,, /ISGPIOSTP

More information

Power supply, reset circuit, reference voltage and power indicator. Analogue and digital inputs with options for FET outputs

Power supply, reset circuit, reference voltage and power indicator. Analogue and digital inputs with options for FET outputs VR core and power 00v.0 Power supply, reset circuit, reference voltage and power indicator. Port 00v.0 nalogue and digital inputs with options for FET outputs Port 00v.0 igital inputs with optional FET

More information

SYMETRIX INC th Avenue West Lynnwood, WA USA REV: DATE:

SYMETRIX INC th Avenue West Lynnwood, WA USA REV: DATE: R 0K0 RST U S_ PF/0V PF/0V 0FS FS T T 0SLK N SOT N SOT Y mhz U LS0 debug port 0 do not stuff R WR S PS X/Y IN/IN IR 0IR MO J R M R 0K0 R0 K00 R 0K0 dsck dr dsi dso / G 0 U LS0 R 0K0 SI_RX SI_TX SI_LK TFS

More information

ISA INTERFACE & POWER SELECTION Size Document Number Rev Custom. XR82C684 EVAL BOARD 1.2 Date: Monday, August 13, 2007 DO NOT INSTALL CON_AT62B

ISA INTERFACE & POWER SELECTION Size Document Number Rev Custom. XR82C684 EVAL BOARD 1.2 Date: Monday, August 13, 2007 DO NOT INSTALL CON_AT62B IS_IRQ V._0._0._0 O NOT IS_IRQ R K_0._0.0_0 J J.0_0 0 RV_RESET V RV_RESET V TP J IS TEST._0 TP V X [0..] [0..] GN GN -I/O H K RESRV V 0 IRQ V -V REQ -V U 0WS 0 0 V 0 -IO_HRY._0 GN -I/O H RY 0 -SMEMW EN

More information

JS3 VDDA PTA7/KBD7. Jmp VSSA PTA6/KBD6 PTA5/KBD5 PTA4/KBD4 PTA3/KBD3 PTA2/KBD2 PTA1/KBD1 33 FP-1 PTA0/KBD0 VSSAD PTC3 VDDAD

JS3 VDDA PTA7/KBD7. Jmp VSSA PTA6/KBD6 PTA5/KBD5 PTA4/KBD4 PTA3/KBD3 PTA2/KBD2 PTA1/KBD1 33 FP-1 PTA0/KBD0 VSSAD PTC3 VDDAD fb_inj fb_inj JS0 JS JS U JS Vsyn JS V PT/K 0 VSS PT/K GMXF- GMXF PT/K OS- JS OS PT/K OS- OS PT/K Squirt- RST PT/K ccel- PT0 PT/K Idle- JS Warmup- PT PT0/K0 FP- PT VSS 0 PT V TX- PT PT/ 0 JS JS0 RX- PT0/Tx

More information

DISPLAY 1 DISPLAY 2 a. a b. a f. a f. b g. c d. c d. 16 x 2 HD44780 BASED ALPHANUMERIC DISPLAY LCD 16 X 2

DISPLAY 1 DISPLAY 2 a. a b. a f. a f. b g. c d. c d. 16 x 2 HD44780 BASED ALPHANUMERIC DISPLAY LCD 16 X 2 SEGMENT LE ISPLY R MUX MUX MUX MUX R nf SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ U R xt P P P P P P P P MX MX ss SL S P P P P P P P P nf S SEG_SL SEG_S SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_I_SL_

More information

Host MSP430. dacqs_host_board 12/7/2016 9:26 PM. U1 Value +3V3 AVCC_HOST UART_1_TX UART_1_RX MSP_SCLK UART_2_TX UART_2_RX CUTDOWN_EN MSP_SS

Host MSP430. dacqs_host_board 12/7/2016 9:26 PM. U1 Value +3V3 AVCC_HOST UART_1_TX UART_1_RX MSP_SCLK UART_2_TX UART_2_RX CUTDOWN_EN MSP_SS +V Host MSP +V R MSP_SS MSP_MOSI MSP_MISO V_HOST MOTOR_T_VSNS_ OMMS_MOSI OMMS_MISO OMMS_SLK OMMS_SS URT TX URT RX V V V V P._T._M_RTLK VRF-_VRF- P._T._TLK_OUT VRF+_VRF+ P._T._TLK_OUT P._T._UST P._T._UST

More information

Design Overview. Page 2 Power,Flash,SDcard User switch,reset switch. Page 3 Ethernet. Page 4 Audio. Page 5 USB. Page 6 JTAG,BOOTSW,LED,Header

Design Overview. Page 2 Power,Flash,SDcard User switch,reset switch. Page 3 Ethernet. Page 4 Audio. Page 5 USB. Page 6 JTAG,BOOTSW,LED,Header esign Overview Page Power,Flash,Scard User switch,reset switch. Page Ethernet Page udio Page US Page JTG,OOTSW,LE,Header isclaimer: Schematic's are for reference only. provides no warranty for the use

More information

SEE PAGE 2 FOR BRUSH MOTOR WIRING SEE PAGE 3 FOR MANUFACTURER SPECIFIC BLDC MOTOR WIRING EXAMPLES EZ SERVO EZSV17 WIRING DIAGRAM FOR BLDC MOTOR

SEE PAGE 2 FOR BRUSH MOTOR WIRING SEE PAGE 3 FOR MANUFACTURER SPECIFIC BLDC MOTOR WIRING EXAMPLES EZ SERVO EZSV17 WIRING DIAGRAM FOR BLDC MOTOR 0V TO 0V SUPPLY GROUN +0V TO +0V RS85 ONVRTR 9 TO OM PORT ON P TO P OM PORT US 9600 U 8IT, NO PRITY, STOP, NO FLOW TRL. OPTO SNSOR # GROUN +0V TO +0V GROUN RS85 RS85 OPTO SNSOR # PHOTO TRNSISTOR TO OTHR

More information

PCI9054RDK-860 BLOCK DIAGRAM

PCI9054RDK-860 BLOCK DIAGRAM N HISTORY N NUMR T NOT xxx-xxx 0/0/. M signals added: R0, R, R, and R to include VFLS[:0] and FRZ to the M connector.. dded pull up to and : R, R, R, R, U, and U0. xxx-xxx 0//. SRM: added R MUX(U,U,U):

More information

VREF XREF=1/A1,1/B2,7/A2 C103 AVDD 0.1U VDDCORE DRVDD VDDIO ENC+ ENC- AIN+ OVR EC2 XREF=2/B2 XREF=2/B2 XREF=2/B2 XREF=2/A1 XREF=1/A1,7/B1 XREF=2/B2

VREF XREF=1/A1,1/B2,7/A2 C103 AVDD 0.1U VDDCORE DRVDD VDDIO ENC+ ENC- AIN+ OVR EC2 XREF=2/B2 XREF=2/B2 XREF=2/B2 XREF=2/A1 XREF=1/A1,7/B1 XREF=2/B2 --00_: RV;E,F,G,H,J,K,L,M,N,P,R V;H,H,J,J,K,K,L,L,M,M,N,N,P,P V;,,,,,,,E,E,F,F,G,G SMOE MOE S EXP EXP EXP0 HIPI HIIPI HIPI HIPI0 EXTFILTER GN_ GN_0 IN- IN+ EN- EN+ VREF V_ES N RY PLK PULK LK SYN SYN SYN

More information

PS2_B_CLOCK PS2_B_DATA PS2_A_CLOCK PS2_A_DATA UART_C_RXD UART_B_RXD UART_A_RXD UART_C_TXD UART_B_TXD UART_A_CTS UART_A_TXD UART_A_RTS GPIO[0:31]

PS2_B_CLOCK PS2_B_DATA PS2_A_CLOCK PS2_A_DATA UART_C_RXD UART_B_RXD UART_A_RXD UART_C_TXD UART_B_TXD UART_A_CTS UART_A_TXD UART_A_RTS GPIO[0:31] V. V. V. V. PI_RX URT LK URT TX PI_RX _TS_EXPHR _RX_EXPHR _RX_EXPHR Uarts URT TS URT RTS URT TX URT RX PS LOK PS T PS LOK PS T URT TX URT RX URT TX URT RX V. V. Ethernet ETH RX[0:] ETH RXV ETH RXER ETH

More information

For max 243 R2OUT is low when R2IN is disconnected enabling the MAX 489 (RS-485) This will not work if MAX232 is used!

For max 243 R2OUT is low when R2IN is disconnected enabling the MAX 489 (RS-485) This will not work if MAX232 is used! JP RS_SELET V For max ROUT is low when RIN is disconnected enabling the MX (RS-) This will not work if MX is used! V On Front Panel -F (To Pg.) RS- RE_ RE_ RV_Y RV_Z 0.uF V U MXUK STR U- H G U MX 0 Y Z

More information

3 Different test points used in design: TPx - Test point pad. TPHx - Through Hole Pad Large (for standard 0.1" header). Also used on IO Matrix (IOMx)

3 Different test points used in design: TPx - Test point pad. TPHx - Through Hole Pad Large (for standard 0.1 header). Also used on IO Matrix (IOMx) NXP VKIT-SZV Table of ontents 0 LOK IGRM N NOTS 0 I/O Headers 0 Power/MU 0 Peripherals 0 US/OSM Revisions Rev escription esigner ate X Initial raft 00 Release 0/0/ X hanged MU to SZV 0// U T I O N : This

More information

PCIextend 174 User s Manual

PCIextend 174 User s Manual PIextend 7 User s Manual Preliminary M6- February Sycard Technology 8-F Miraloma Way Sunnyvale, 98 (8) 79- (8) 79- FX PIextend 7 User s Manual Page. Introduction Sycard Technology's PIextend 7 PI extender

More information

PA1A BLOCK DIAGRAM NWD/PRESCOTT / SPRINGDALE

PA1A BLOCK DIAGRAM NWD/PRESCOTT / SPRINGDALE P LOK IGRM NW/PRSOTT / SPRINGL /TT ONNTOR TT HRGR PG PG NW/PRSOTT Pins (Micro-FPG) PU Thermal Sensor PG locking K PG PU OR ISL PG, / MX PG PG R-SOIMM R-SOIMM Primary Master I - H PG HNNL R SRM.V, MHz.

More information

H-LCD700 Service Manual

H-LCD700 Service Manual H-L00 Service Manual FULT ESIPTION: SOUN onfirm the volume isn t in silent mode before check. heck I0 () plug has audio output or not Speaker damaged heck I0 has supply V or not heck power heck I0 () plug

More information

Q11 Q12 BF423 BF422 BF422 Q5 BC184L R39 5K6 Q15 BF422 R59 39K C28 C30 100UF 100NF R40 1K5 C23 100NF R38 R36 220K Q13 BF422 Q14 BF423 R71 47R

Q11 Q12 BF423 BF422 BF422 Q5 BC184L R39 5K6 Q15 BF422 R59 39K C28 C30 100UF 100NF R40 1K5 C23 100NF R38 R36 220K Q13 BF422 Q14 BF423 R71 47R R R HT+ 0 00N/ 00V R 0R R K R 0R R9 K GT RSISTORS R - R LT+ 00U MP R 0P R 00N/ R0 R Q R 0K Q VR 0R Q Q R 0R R R Q Q9 R R R K R R R 0R Q Q Q0 R R9 Q R R R R Z V Z V R K 00U/ V 00U V 9 00U/ V R0 / Q R 00N

More information

CONTENTS: REVISION HISTORY: NOTES:

CONTENTS: REVISION HISTORY: NOTES: ONTENTS: PGE - ONTENTS PGE - POWER, XOS PGE - SI, SI, JTG PGE - S/eMM, US, HMI, GPIO, OMPOSITE PGE - SOIMM REVISION HISTORY: V.0 - /0/0 NOTES: These reduced schematics omit core SMPS and LPR circuitry

More information

#1 10P/DIL NORTH #3 #3 #3 #3 #3 #3 #3 #3 R198 RES0603 RES0603 DNP DNP DNP RES0603 RES0603 RES SDI_N 3-SDO_N 3-ALERT_N 3-CS_N 3-SCLK_N 3-CONV_N

#1 10P/DIL NORTH #3 #3 #3 #3 #3 #3 #3 #3 R198 RES0603 RES0603 DNP DNP DNP RES0603 RES0603 RES SDI_N 3-SDO_N 3-ALERT_N 3-CS_N 3-SCLK_N 3-CONV_N P REVISION REOR J SP88 0 - RE N_JK P 90-00_-POS TP # - Remove these components to stack north # - Populate these components to stack north Use k Resistors or adjust as needed Header - Molex 90-0 PITORS,

More information

C uF T16 VDD T15 TMS TMS MCU_PORT_VDD T14 TDO TDO T13 JCOMP JCOMP PF3 T12 PF3 T11 VDDE3 5.0V PF4 T10 PF4 PJ5 PJ5 PF6 PF6 PF9 PF9 5.0V 5.

C uF T16 VDD T15 TMS TMS MCU_PORT_VDD T14 TDO TDO T13 JCOMP JCOMP PF3 T12 PF3 T11 VDDE3 5.0V PF4 T10 PF4 PJ5 PJ5 PF6 PF6 PF9 PF9 5.0V 5. Size FSM No. WG No. Rev of 9 Galen Street Floor M 0 US MP0EMO Schematic -- MU and Symbol V V P P P P P 9 P0 0 P P P P0 VE V REFYP V P PK P P P 9 P 0 P0 P P P V P P P P9 P P P0 P P 9 P 0 P P P9 P P P P

More information

Renesas Starter Kit for RL78/G13 CPU Board Schematics

Renesas Starter Kit for RL78/G13 CPU Board Schematics Renesas Starter Kit for RL/G PU oard Schematics REV REF TE RWN Y 0.0 raft.0.0 TES.00 Release.0.0 YOI.0 Release 0.0.0 YOI PGE ESRIPTION INEX RL/G Microcontroller Switches, LEs, RESET, PSU E, Serial Port

More information

LO_TX LO_TX MIXER_OUT MIXER_OUT VCC5V VCC5V VCC3V3 VCC3V3 VCC5V_TX VCC5V_TX VCC5V VCC5V VCC12V_TX VCC12V_TX VCC3V3 VCC3V3 AGND

LO_TX LO_TX MIXER_OUT MIXER_OUT VCC5V VCC5V VCC3V3 VCC3V3 VCC5V_TX VCC5V_TX VCC5V VCC5V VCC12V_TX VCC12V_TX VCC3V3 VCC3V3 AGND R White R Red _TX_Q_P J 0-0 0 _TX_I_P _TX_I_N _TX_Q_P _TX_Q_N L _TX_I_P _TX_I_N.R -d ttenuator.r.r 00pF_0V JP SM _TX_Q_P _TX_Q_N _TX_Q_P _TX_Q_N GN VV VV VV_TX VV VV VV_TX Modulator L L PowerSupply J POWER

More information

L13X DAUGHTER CARDS TABLE OF CONTENTS REV SL NO. TABLE OF CONTENTS VERSION VERSION HISTORY BLOCK DIAGRAM 4 UART-0 INTERFACE

L13X DAUGHTER CARDS TABLE OF CONTENTS REV SL NO. TABLE OF CONTENTS VERSION VERSION HISTORY BLOCK DIAGRAM 4 UART-0 INTERFACE LX UGHTER RS TLE OF ONTENTS SL NO. ONTENTS PGE NO REV TLE OF ONTENTS VERSION HISTORY VERSION.0.. LOK IGRM URT-0 INTERFE N US INTERFE URT INTERFE PROFI US & SOFT IR INTERFE SOFT URTS REV NO. NTURE OF HNGE

More information

Revisions. TWR-LCD-RGB Drawn by: Initial Release 15-JUL-11

Revisions. TWR-LCD-RGB Drawn by: Initial Release 15-JUL-11 Table of ontents Notes lock iagram isplay and Tower onnectors MU & apacitive Touch kt Rev X X escription Revisions Initial Release ate -JUL- pproved hanged Power L colours-jul- Removed J and J dded J &

More information

ZCRMZN00100KITG. Crimzon Development Board Kit. Product User Guide. Introduction. Kit Contents. Applying Power to Development Board

ZCRMZN00100KITG. Crimzon Development Board Kit. Product User Guide. Introduction. Kit Contents. Applying Power to Development Board ZRMZN0000KITG rimzon evelopment oard Kit PUG000-0 Product User Guide Introduction Zilog s ZRMZN0000KITG rimzon evelopment oard Kit is designed for use as a target with the rimzon In-ircuit Emulator (ZRMZNIE0ZEMG).

More information

05 - Adaptacion Puerto Serie RXD_UC R35 0 DTR_UC R36 0 RI_UC Adaptacion Puerto Serie Señalizacion GSM R37 0 INFO_NETLIGHT R38 0

05 - Adaptacion Puerto Serie RXD_UC R35 0 DTR_UC R36 0 RI_UC Adaptacion Puerto Serie Señalizacion GSM R37 0 INFO_NETLIGHT R38 0 0 - limentacion 0 - onector Externo 0 - daptacion Puerto Serie 0 - Modem SIM00 TT_VOLTGE VN_ TX TX_U RX_GSM RX_GSM HRGE_STTUS P. RX RX_U TX_GSM TX_GSM ST_ ST_ P. P. P. P. R 0 R 0 TR_U RI_U TR_GSM TR_GSM

More information

Project: Date. Version. Items V1.01 C C. SIM Technology TITLE DRAWN BY PORJECT. SIM800C+SIM28M_VTS Reference CONTENT VER CHECKED BY SIZE V1.

Project: Date. Version. Items V1.01 C C. SIM Technology TITLE DRAWN BY PORJECT. SIM800C+SIM28M_VTS Reference CONTENT VER CHECKED BY SIZE V1. Project: ate Version Items V.0 RWN Y PORJET SIM800+SIM8M_VTS Reference ONTENT HEKE Y V.0 SHEET of 7 POWER POWER -0V F0 0 L0 VIN LO X0 SM0 SWRH07 uh T-PIN-X TVS0 Z0 + 0 VT U0 VZ=V,Pd=W SM7 00uF V GN VOUT

More information

Intel Edison. 7V to 15V Brick Power Supply. 4.4V power supply and battery recharger UART 1 USB 0TG. EDISON BREAKOUT BOARD Title Title page

Intel Edison. 7V to 15V Brick Power Supply. 4.4V power supply and battery recharger UART 1 USB 0TG. EDISON BREAKOUT BOARD Title Title page Intel Edison reakout Sept/0 V to V rick Power Supply V power supply and battery recharger SPI GPIO Intel Edison PWM I S URT 0 0" header US 0TG URT Level Shifter URT US FTI P P lient US Micro Type- lient

More information

Reference Schematic for LAN9252-SPI/SQI+GPIO16 Mode

Reference Schematic for LAN9252-SPI/SQI+GPIO16 Mode Reference Schematic for LN-SPI/SQI+GPIO Mode onfigurations SPI/SQI+GPIO Mode EEPROM - F (High) Port mode Port0 & Port = opper Page No. Schematic Page Title Power Supply LN(Part) LN(Part), Strap & EEPROM

More information

OTG_FS_VBUS OTG_FS_N OTG_FS_P OTG_FS_ID OTG_FS_OC OTG_FS_PWR OTG_FS_VBUS OTG_FS_N OTG_FS_P OTG_FS_ID OTG_FS_OC OTG_FS_PWR OLLO_SLEEP OLLO_SLEEP

OTG_FS_VBUS OTG_FS_N OTG_FS_P OTG_FS_ID OTG_FS_OC OTG_FS_PWR OTG_FS_VBUS OTG_FS_N OTG_FS_P OTG_FS_ID OTG_FS_OC OTG_FS_PWR OLLO_SLEEP OLLO_SLEEP MU ROOTIS / ORO MU_NRESET R_[0..] R_[0..] R_ R_ R_ R_ R_ R_0 R_0 R_ R_ R_ R_ R_ R_ OTG_S_VUS OTG_S_N OTG_S_P OTG_S_I OTG_S_O OTG_S_PWR OTG_S_I OTG_S_N OTG_S_P OTG_S_O OTG_S_VUS UT_USER UT_USER SW_USER

More information

Revisions. 2 Notes. 4 FXLC95000CL / MCU Circuit 5 Power and Battery Charger Circuit. KITFXLC95000EVM Drawn by:

Revisions. 2 Notes. 4 FXLC95000CL / MCU Circuit 5 Power and Battery Charger Circuit. KITFXLC95000EVM Drawn by: Table of ontents Notes lock iagram FXL000L / MU ircuit Power and attery harger ircuit Rev escription Revisions Original Release Remove signal line U- pin and add additional signal line between J-pin0 and

More information

R2 44.2K_1% 5DVCC 5DVCC GND COMP SS24 DW1. EC2 470uF/16V. 470uF/16V 内内内内内内 DW2; 去去 U103,L9 33V. 33V C15 NC/10uF 33V C17 D2 NC/UDZ33B-33V

R2 44.2K_1% 5DVCC 5DVCC GND COMP SS24 DW1. EC2 470uF/16V. 470uF/16V 内内内内内内 DW2; 去去 U103,L9 33V. 33V C15 NC/10uF 33V C17 D2 NC/UDZ33B-33V JK_P JP V V L 0u/N F FUSE() FUSE E 0uF/V E. V L 0u/N V 00nF 00nF V, R 00K 00nF U MP IN EN SS OMP 0nF S SW F 0.nF R K SW L u R.K_% R 0K_% V E 0uF/V V,,, ST-V V 00nF.uF 00P SS W ST-V E 0uF/V E 00nF TO U

More information

U1-1 R5F72115D160FPV

U1-1 R5F72115D160FPV pf R NF_ X MHz, pf ON_XTL ON_EXTL R R NF_,,,, R NF_ R NF_ R R,,,, M M M_LK M_LK SEMn TI TMS TK TRSTn K R K R K R K R EXTL XTL M M M_LK M_LK TESTM SEMn TI TMS_WTX TK_WSK TRSTn_WRX U- RFFPV VREF VREFVSS

More information

Block Diagram. Level Translators USB ICSP. Ethernet PoE. Atmega 32U4. 16MHz. User button Reset 32U4. Headers. Reset. Wi-Fi Module. Leds.

Block Diagram. Level Translators USB ICSP. Ethernet PoE. Atmega 32U4. 16MHz. User button Reset 32U4. Headers. Reset. Wi-Fi Module. Leds. lock iagram Ethernet PoE Level Translators SPI HNSHKE URT tmega U US ISP MHz User button Leds Wi-Fi Module U GPIO Headers micros US US Host MHz lock iagram Size ocument Number Rev Yun ate: Thursday, January,

More information

3JTech PP TTL/RS232. User s Manual & Programming Guide

3JTech PP TTL/RS232. User s Manual & Programming Guide JTech PP-00 TTL/RS User s Manual & Programming Guide Revision. J Tech o., Ltd. Fu-Hsing N. Rd., F Taipei, Taiwan Tel: +--00 9 info@jtech.com.tw JTech (J Eng.), Inc. E. Valley lvd., Suite ity of Industry,

More information

AD2_BUSY AD2_DIN AD2_DOUT AD2_/CS AD1_/CS AD1_DOUT AD1_DIN AD_SCLK AD_CCLK AD_OSC_EN AD1_BUSY AD_CONVERT GNDIO - P115

AD2_BUSY AD2_DIN AD2_DOUT AD2_/CS AD1_/CS AD1_DOUT AD1_DIN AD_SCLK AD_CCLK AD_OSC_EN AD1_BUSY AD_CONVERT GNDIO - P115 PL ENOER OUNTER / PWM MOTOR ONTROL / GLUE LOGI PL YPSS PITORS LE0 LE LE LE ESTOP_U ESTOP_IRQ _USY _IN _OUT _/S _/S _OUT _IN _SLK 0.uF +.V 0.uF 0.uF 0.uF 0.uF 0.uF 0.uF 0.uF P0.[0:] [0:] 0 P0. P0. P0. P0.

More information

HIgh Voltage chip Analysis Circuit (HIVAC)

HIgh Voltage chip Analysis Circuit (HIVAC) ate: esigner: RWING NO: SLE: SHEET: OF TOP MK HIgh Voltage chip nalysis ircuit (HIV) March H_I_RSEL H_I_RSEL H_I_SEL H_I_ H_I_ H_I_ H_I_SEL H_I_SW H_I_S H_I_S H_I_S H_I_P H_I_P H_I_P H_I_P H_I_PSH H_I_PSL

More information

A B C D REVISIONS +3V J39 PHY_INT TXD15 TXPAR PRST AC16 AC21 AD22 AF22 AE22 AF17 AC22 AE16 AE21 AD18 AE7 AD17 AE19 AE20 AF20 AC20 A16 B13 TXD14

A B C D REVISIONS +3V J39 PHY_INT TXD15 TXPAR PRST AC16 AC21 AD22 AF22 AE22 AF17 AC22 AE16 AE21 AD18 AE7 AD17 AE19 AE20 AF20 AC20 A16 B13 TXD14 A ISIONS ZONE LTR ESRIPTION ATE APPROVE A INITIAL RELEASE --_0:0 J 0 0 0,,,, AF JP PAR [:0] ON PIV 0 SO LAV EN LK PHYS M LK STAT_A M0 M R R R R R R R 0K J J AR AR[:0] AR AR AR AR0 AR AR[:0] AR AR AR AR0

More information

PCB NO. DM205A SOM-128-EX VER:0.6

PCB NO. DM205A SOM-128-EX VER:0.6 V. M0 M M M M M M M MQM0 MQS0N MQS0P M M M0 M M M M M MQM MQSN MQSP U RM R0 Q00 M0 U Q0 M T Q0 M R Q0 M U Q0 M U Q0 M T Q0 M T Q0 M T M0 M U QS0N M U QS0P M0 M W0 Q0 M W Q0 M V0 Q0 M U0 Q M W Q W Q 0 V

More information

3.3V_MCU D N5 D N2 BAV99 D N4 BAV99 D N13 3 BAV99. ESD solution 0.01U TP1 TP2 R4 75 R3 75 R5 75 TP3 TP4 TP6 TP8 R+ G+ B+ R 35 TP11. A-detect C 77 0.

3.3V_MCU D N5 D N2 BAV99 D N4 BAV99 D N13 3 BAV99. ESD solution 0.01U TP1 TP2 R4 75 R3 75 R5 75 TP3 TP4 TP6 TP8 R+ G+ B+ R 35 TP11. A-detect C 77 0. .V_MU.V_MU N V0LT P V N V N V N V N V 0.0U ES solution 0 0.0U J 0.0U J 0.0U J PV TP 0.U U 0 V WP SL VSS S T0 R 0 0 R R.K.K _WP_ R.K SU_SL SU_S SU_S R.V TP TP TP TP0 G J 0 00 TP TP TP TP TP TP R R R R R+

More information

PLAY0 CT7601 QFN48 REC ADC REC. Power LDO RCA RCA RCA*2. Ext. MCU RCA*2. SPDIF output. PWM LED x 2 POR. SPDIF input x 1 Flash. connector.

PLAY0 CT7601 QFN48 REC ADC REC. Power LDO RCA RCA RCA*2. Ext. MCU RCA*2. SPDIF output. PWM LED x 2 POR. SPDIF input x 1 Flash. connector. R SPIF output Power LO R SPIF input x Flash POR PWM LE x R* Lightning() P x pin Type connector US pin For Lightning & P T QFN RE PLY H Sel T PLY x PM Ext. MU H Sel T RE x S NE OP R* Size ocument

More information

PTN3356 Evaluation and Applicaiton Board Rev. 0.10

PTN3356 Evaluation and Applicaiton Board Rev. 0.10 E PTN Evaluation and pplicaiton oard Rev. 0.0 REVISION STORY : ------------------------------------- 0. June 0, 0 - ase on PTN_ONLY_REV.SN 0. July, 0 - OM changes due to long lead time items, LEs 0. July,

More information

CPU Intel Penryn (Socket P) 3,4. FSB 800/1067 MHz. Cantiga GM LVDS. Panel CRT VGA. x4 DMI. 34 x 34mm 1329 FCBGA HDMI 10~15 DMI X4.

CPU Intel Penryn (Socket P) 3,4. FSB 800/1067 MHz. Cantiga GM LVDS. Panel CRT VGA. x4 DMI. 34 x 34mm 1329 FCBGA HDMI 10~15 DMI X4. NOTE " UM lock iagram 00/0/ PU Intel Penryn (Socket P), FS 00/0 MHz Thermal Sensor G0 FN 0 0 LOK GEN. ISLPRSGLFT RII SOIMM, RII antiga GM x MI LVS VG Panel RT RII SOIMM, RII x mm FG HMI LEVEL SHIFTER PERIOM

More information

DAC PLAY0 PLAY0 CT7601 DAC REC ADC REC RCA * 2. Power LDO RCA. RCA * 2 SPDIF output x2 RCA RCA RCA. Ext. MCU POR. PWM LED x 2. SPDIF input x 1.

DAC PLAY0 PLAY0 CT7601 DAC REC ADC REC RCA * 2. Power LDO RCA. RCA * 2 SPDIF output x2 RCA RCA RCA. Ext. MCU POR. PWM LED x 2. SPDIF input x 1. R * SPIF output x Power LO R * R R SPIF input x POR Flash PWM LE x PM00 Lightning() P 0x0 0pin Type connector US 0pin For Lightning & P T0 RE PLY0 PLY H Sel Stereo T0 PLY0 T0 0x PLY 0x PM00 R Ext. MU H

More information

RTL8211DG-VB/8211EG-VB Schematic

RTL8211DG-VB/8211EG-VB Schematic RTL8G-V/8EG-V Schematic REV..8 Page Index. Page. PHY. MI. M. Power. History RTL8G/8EG Size ocument Number Rev.8 TITLE PGE ate: Sheet of External clock and rystal RTL8G/8EG GMII/RGMII Interface LK_M ENSWREG

More information

B1 AC V+ J2 120V J5V AC_HI -V_RLY A_ON +V DGND A_ON2 J1 230V uF/25V AC_LO J3 120V AC V- 2KPB06M DW G-S-290 R1 499R TE ND J ON

B1 AC V+ J2 120V J5V AC_HI -V_RLY A_ON +V DGND A_ON2 J1 230V uF/25V AC_LO J3 120V AC V- 2KPB06M DW G-S-290 R1 499R TE ND J ON 0 _HI _LO F J 0V J 0V J 0V T T-00-N V V- KP0M 00uF/V _ON V N JV J ON -V_LY _ON V N W-0---S-0 _ON N PW000-SFH P.O. OX 0, NL. PTOOUH, ONTIO N KJ Y PHON (0) - FX (0) -0 WWW.YSTON. LT 00 igital Power Supply

More information

SM XBEE MODULE XBEE SMT MODULE NC GND GND RF_SELECT VCC COMM/AD0/DIO0 AD1/DIO1 DOUT/DIO13 AD2/DIO2 DIN/CONFIG/DIO14 DIO12 AD3/DIO3 RESET RTS/DIO6

SM XBEE MODULE XBEE SMT MODULE NC GND GND RF_SELECT VCC COMM/AD0/DIO0 AD1/DIO1 DOUT/DIO13 AD2/DIO2 DIN/CONFIG/DIO14 DIO12 AD3/DIO3 RESET RTS/DIO6 0 ONI N RST SW T00Q R 0 X_V R0 TI TMS T TO R IN T R V P TSW0 0 urrent Testing TSW00S P R OUT IO RSSI_PWM PWM X_V 0 0u/0V R R R R R R TR/PIN_SP 0u 00n p.p X_OUT X_IN X_IO X_RST X_PWM X_/MS_X X_TR/PIN_SP

More information

0603/15p/10v L R/100MHz. 100nF/50V. 100nF/16V. 100nF/50V C105 C106 C108 C107 GND GND GND GND

0603/15p/10v L R/100MHz. 100nF/50V. 100nF/16V. 100nF/50V C105 C106 C108 C107 GND GND GND GND +V +V 00nF/0V 00nF/0V 00nF/0V 00R/00MHz.µF/0V 00nF/V 00nF/V 0K K n.b. 0k 0k 00/p/0v 00/p/0v MHZ-.X. 00nF/V 0R 0R µ/v MK0XVLK MK0XVLK 00nF/0V 00nF/0V µ/v 00R/00MHz 0R 0 0 0 L0 0 0 R0 R0 R0 R0 L0 L0 Y0 0

More information

J400 C UF,50V,20% V-STBY 10.0K,1%,1/4W R63 R61 1M,5%,1/4W V-STBY R K,1%,1/4W AC-OK RY3A R11INT 1 NC NO COM 47K,5%,1/4W R11

J400 C UF,50V,20% V-STBY 10.0K,1%,1/4W R63 R61 1M,5%,1/4W V-STBY R K,1%,1/4W AC-OK RY3A R11INT 1 NC NO COM 47K,5%,1/4W R11 MNL-PIN J MNL-PIN J MNL-PIN J MNL-PIN J J00-00 MNL-PIN J MV J MNL-PIN PHS-REF (Sh. ) IN-RET (Sh.,) -OK (Sh. ) HOT-IN 0V(US) 00V(INT) MV LIN-XFER (Sh. ) +V OOST (Sh. ) TRIM (Sh. ) MNL-PIN MNL-PIN 0V(US)

More information

Intel 100MHz Pentium(R) II processor/440gx AGPset Dual-Processor Customer Reference Schematics

Intel 100MHz Pentium(R) II processor/440gx AGPset Dual-Processor Customer Reference Schematics Revision.0 Intel 00MHz Pentium(R) II processor/0gx GPset ual-processor ustomer Reference Schematics TITL PLTFORM OMPONNTS IVISION 00 PRIRI ITY R. FM- FOLSOM, 0 PG OVR SHT LOK IGRM SLOT ONNTOR,,, LK SYNTHSIZR

More information

VCC 52 VCC 21 AVCC PF0(ADC0) 60 PF1(ADC1) 59 PF2(ADC2) 58 PF3(ADC3) 57 PF4(ADC4/TCK) 56 PF5(ADC5/TMS) 55 PF6(ADC6/TDO) 54 PF7(ADC7/TDI) SCL TXD

VCC 52 VCC 21 AVCC PF0(ADC0) 60 PF1(ADC1) 59 PF2(ADC2) 58 PF3(ADC3) 57 PF4(ADC4/TCK) 56 PF5(ADC5/TMS) 55 PF6(ADC6/TDO) 54 PF7(ADC7/TDI) SCL TXD POWER ELETRONIS **- Switching Power Regulation** V and.v outputs are isolated from High Voltage, but not each other Isolated Power Supply power.sch FTI US URT FTI US URT ftdi_uart.sch Safety Loop Wiring

More information

Power. Video out. LGDC Subsystem

Power. Video out. LGDC Subsystem Power LE_UX# LG Evaluation System: Mainboard Revision: P Reference I: 00 # Video out LG Subsystem _N[..0] SM[..0] I[..0] LE_UX# _N[..0] SM[..0] I[..0] LE_UX# _N[..0] SM[..0] I/O ISP_LK I[..0] ISP_[..0]

More information

2.5V 1.2V / 1.5V CORE 3.3V I/O MOUNTING HOLES GROUND TESTPOINTS +5.0V DC IN. SoC Solutions FB2 R K C12 15 PF FERRITE_BEAD C14 C C13 2.

2.5V 1.2V / 1.5V CORE 3.3V I/O MOUNTING HOLES GROUND TESTPOINTS +5.0V DC IN. SoC Solutions FB2 R K C12 15 PF FERRITE_BEAD C14 C C13 2. +.0V IN J PJ-0 _ONN VUS JP JUMPERT VUS_FP 00 F FERRITE_E..V U TPS0 GN F TGN PF R.K % VP. R K %.V /.V ORE.V I/O U TPS0 JP VP JP HR VP_GL U TPS0 R.K LM0EM -. JP HR VORE_GL VORE. GN F TGN 0 PF R.K % R K %.

More information

EFM8BB3 USB Type-C 60 W Charger. Revision History. Board Function. Rev. Description. Title Page. A00 Prototype version. EFM8BB3 & User Interface

EFM8BB3 USB Type-C 60 W Charger. Revision History. Board Function. Rev. Description. Title Page. A00 Prototype version. EFM8BB3 & User Interface EFM US Type- 0 W harger History oard Function Title Page EFM & User Interface oard Power Page Rev. escription 00 Prototype version. 0 Initial release version. VUS Voltage Regulator ebug MU ebug Misc. P

More information

BIOSTAR GROUP VER:6.7. uatx. 775 CPU, FSB1066, PCI-Ex16, PCI-Ex1,DDR-II* 2, 10/100 LAN,PCI*2

BIOSTAR GROUP VER:6.7. uatx. 775 CPU, FSB1066, PCI-Ex16, PCI-Ex1,DDR-II* 2, 10/100 LAN,PCI*2 TITL over She_ lock iagram General Spec. hange Lise omponent Size Processor North ridge South ridge lock Synthesizer) Sdram imms PI-x Slot Pci Slot PI-x Slot I onnectors TX Power & ypass P OM, PS, US,

More information

AKD4554-E Evaluation board Rev.0 for AK4554

AKD4554-E Evaluation board Rev.0 for AK4554 SHI KSI [K4554] K4554- valuation boar Rev.0 for K4554 GNRL SRIPTION K4554- is an evaluation boar for the portable igital auio 6bit / an / converter, K4554. The K4554- can evaluate / converter an / converter

More information

A8Jp/Jv/Je/Jn/Fm SCHEMATIC

A8Jp/Jv/Je/Jn/Fm SCHEMATIC Jp/Jv/Je/Jn/Fm HMTI P 0 0 0 0 ontent YTM P RF. Merom PU () Merom PU () PU P/THRML NOR LOK N. alistoga--pu alistoga--pi alistoga--r alistoga--powr alistoga--n alistoga--trap R O-IMM_0 R O-IMM_ R R TRMINTION

More information

XBee Interface Board XBIB-U-DEV TH/SMT Hybrid

XBee Interface Board XBIB-U-DEV TH/SMT Hybrid 0 ONI N RST V X_V P ONRVSM00 X_V Populate jumper to switch rf output to onboard RPSM P TSW00S SW T00Q SW T00Q R 0 X_V R0 TI TMS T TO R IN T R P TSW0 0 0 urrent Testing TSW00S P R OUT IO RSSI_PWM PWM TR/PIN_SP

More information

Version 300. CPU: Willamette/Northwood mpga-478b Processor

Version 300. CPU: Willamette/Northwood mpga-478b Processor MS- Version 00 NTL (R) rookdale- hipset Willamette/Northwood pin mp- Processor Schematics PU: Willamette/Northwood mp- Processor System rookdale- hipset: NTL MH (North ridge) NTL H (South ridge) On oard

More information

C107 C108 C uF/10V Ta. 10uF/10V Ta. 100nF. 100nF. 100nF C106 C111 C110 VCC VCC AVCC (AD0)PA0 (AD1)PA1 (AD2)PA2 (AD3)PA3 (AD4)PA4 (AD5)PA5

C107 C108 C uF/10V Ta. 10uF/10V Ta. 100nF. 100nF. 100nF C106 C111 C110 VCC VCC AVCC (AD0)PA0 (AD1)PA1 (AD2)PA2 (AD3)PA3 (AD4)PA4 (AD5)PA5 ate: may 0 Kiad.... ize: Id: / RPIVR alarm v. File: rpialarm.sch heet: / pittnerovi.com P0 P P 0 P0 PI VR_ IRQ IRQ VR_ V R0 00k RFM_IRQ PWM LOOP LOOP0 comm comm.sch 00uF/.V R0 00k V VR_ K VR_ V V RT P0

More information

Stand by & Multi Block

Stand by & Multi Block _NEUTRL LX0S _LIVE 0.,.0mH + 0%, - 0% HOT Stand by & Multi lock TM0S MULTI TRNS(EER) M /KV RM0 M0 K/W(R) /00V M SFF00G(00V/0) 0 M0 M0 UF00 UF00 M UF00 OL M.uF/0V(L0W) QM OL S-GN ZM MMZVTG RM RM 00K(0)F

More information

A B C D TXD[15:0] TXD10 TXPAR 2.2K R38 RA12 1 RA13 AD10 +3V J98 PHY_INT HSERR R70 PRST TXPAR. ATM Physical Local Bus. Local Bus Interface.

A B C D TXD[15:0] TXD10 TXPAR 2.2K R38 RA12 1 RA13 AD10 +3V J98 PHY_INT HSERR R70 PRST TXPAR. ATM Physical Local Bus. Local Bus Interface. S J TXR0 TXR TXR TXR[:0] TXR TXR LK TX[:0] TX0 TX TX0 TX TX TX TX TX TX TX TX TX TX TX TX TX R 0K R 0K J J0 PIV R 0K TXPR R0. H/E0 H/E H/E TXLV TXSO J J HRST HLK HPERR HGNT HISEL HEVSEL HSTOP HTRY HIRY

More information

LED_POWER_STAGE1 PWM GND ADJ LED- -12V R2 RA. LED Power Stage LED_POWER_STAGE2 PWM GND ADJ LED- -12V R4 RB. LED Power Stage LED_POWER_STAGE3

LED_POWER_STAGE1 PWM GND ADJ LED- -12V R2 RA. LED Power Stage LED_POWER_STAGE2 PWM GND ADJ LED- -12V R4 RB. LED Power Stage LED_POWER_STAGE3 MU THERMISTOR- MU LI_RX LI_TX LI_RX LI_TX MX_TX MX_RX MX_/RE MX_E MX_TX MX_RX MX_/RE MX_E MX_LI +.V_MU R 0K R 0K R R R R LE_POWER_STGE - Out GN J LE- -V LE Power Stage LE_POWER_STGE - Out GN J LE- -V LE

More information

REFERENCE DESIGN PCIE SINGLE LANE 1000/100/10 BASE-T INTEL 82583V ETHERNET CONTROLLER

REFERENCE DESIGN PCIE SINGLE LANE 1000/100/10 BASE-T INTEL 82583V ETHERNET CONTROLLER RRN SIGN PI SGL LN 000/00/0 S-T TL V THRNT ONTROLLR TL LN SS IVISION N.. th VNU HILLSORO, OR TITL SIZ O OUMNT NUMR RV T SHT V RRN SIGN.0 0--00 UNTIONL LOK IGRM TL LN SS IVISION N.. th VNU HILLSORO, OR

More information

[1,2,3,4,6] VBAT. Headset Battery [1] BAT-M VBAT_M [1,6] BAT_ON 10K R2002 [1] BAT_DET CS_N(VBAT-) VBAT- [1,6] J2003 BAT-4PIN-BM22-4P [1] VBAT_M

[1,2,3,4,6] VBAT. Headset Battery [1] BAT-M VBAT_M [1,6] BAT_ON 10K R2002 [1] BAT_DET CS_N(VBAT-) VBAT- [1,6] J2003 BAT-4PIN-BM22-4P [1] VBAT_M R00 R000 J00 MI-OS-T J000 MI-OS-T V T V T 0.u.V 0 J00 000 0.u.V R-00 MIIS0 MIIS0 [,,] [,] [,,,] [,] V0 V00 V0 p 00 00p 00 p 00 V0 VUS VIO T_HG_STT GPIO_HG_N 00 p 0 p 00 p 0 p 00p 0 00p 0 R0 R0 00K 0 LM0SN

More information

DM1 DC/DC CPU VR PG 43 PG 39 LVDS. Chrontel 7009 DVOB TV EN-CONDE PG 13 USB ATA 66/100 ATA 66/100 33MHZ, 3.3V PCI PHY PG 32 SWITCH PG 33 USB

DM1 DC/DC CPU VR PG 43 PG 39 LVDS. Chrontel 7009 DVOB TV EN-CONDE PG 13 USB ATA 66/100 ATA 66/100 33MHZ, 3.3V PCI PHY PG 32 SWITCH PG 33 USB M RUN POWER SW PG /TT ONNETOR TT SELETOR PG PG othan (Micro-FPG) PG, / PG PU VR PG Vtt & V_._MH.V,.V.V,.V PG 0 PG, LOKS PG RESET KT PG R-SOIMM PG 0 R-SOIMM PG 0 R-Termiation TT HRGER PG 00// MHZ R PS.V

More information