HV513 8-Channel Serial to Parallel Converter with High Voltage Push-Pull Outputs, POL, Hi-Z, and Short Circuit Detect

Size: px

Start display at page:

Download "HV513 8-Channel Serial to Parallel Converter with High Voltage Push-Pull Outputs, POL, Hi-Z, and Short Circuit Detect"

Dorthy Cooper
5 years ago
Views:

1 H513 8-Channel Serial o Parallel Converer wih High olage Push-Pull s, POL, Hi-Z, and Shor Circui Deec Feaures HCMOS echnology Operaing oupu volage of 250 Low power level shifing from 5 o 250 Shif regiser speed =5 8 lach daa oupus polariy and blanking CMOS compaible inpus shor circui deec high-z conrol Applicaio Piezoelecric raducer driver Weaving applicaio Braille Priners MEMs Displays General Descripion The H513 is a low volage serial o high volage parallel converer wih 8 high volage push-pull oupus. This device has been designed o drive small capacive loads such as piezoelecric raducers. I can also be used in any applicaion requiring muliple high volage oupus, wih medium curren source and sink capabiliies. The device coiss of an 8-bi shif regiser, 8 laches, and conrol logic o perform he polariy selec and blanking of he oupus. Daa is shifed hrough he shif regiser on he low o high raiion of he clock. A daa oupu buffer is provided for cascading devices. Operaion of he shif regiser is no affeced by he, BL, POL, or he HI-Z conrol inpus. Trafer of daa from he shif regiser o he lach occurs when he is high. The daa in he lach is sored when is low. A high-z, HI-Z, pin is provided o se all he oupus in a high-z sae. oupus have shor circui proecion ha deecs if he oupus have reached he required oupu sae. If oupu does no rack he required sae, hen he SHORT pin will be low. This oupu will pulse low during he oupu raision period under normal operaion; see SC Timing Diagram for deails. oupus will have a break-before-make circuiry o reduce cross-over curren during oupu sae changes. The POL, BL,, and HI-Z inpus have an inernal pull up resisor. Applicaion Diagram Low olage Power Supply High olage Power Supply D IN Superex H513 H OUT1 FPGA BL POL HiZ Low olage Shif Regiser Laches Conroller 8 / High olage Level Tralaors & Push-Pull Buffers H OUT8 D OUT SHORT Piezo Elemen D IN o he nex H513 for cascading he nex

2 DC Elecrical Characerisics Symbol I I DD DDQ I I PP PPQ I IH I IL Parameer (Over operaing supply volages unless oherwise noed) Min Typ Max Unis supply curren 4 ma Quiescen PP DD supply curren f =8MHz, 0.1 IN D ma 2.0 =0 IN = D Condiio =LOW supply curren 100 µ A PP = 250, f =300Hz, OUT Quiescen PP supply curren 100 µ A PP =240, High-level logic inpu curren 10 µ A IH Low-level logic inpu curren High-level oupu Low-level oupu H OUT 140 Daa DC Elecrical Characerisics Symbol f f Parameer ou = DD oupus saic no load H =0 µa -350 =0, for inpus w/pull-up resisors PP -1 IDOUT = 200, I =-20mA HOUT =-0.1mA H OUT , I Daa ou 1. 0 I =0.1mA DOUT = HOUT (Over operaing supply volages unless oherwise noed) Min Typ Max Unis Clock frequency 0 8 MHz upu swiching frequency (SOA limied) O UT W lock widh high and low SU aa seup ime before clock rises H aa hold ime afer clock rises W D S OR, OF d ON/OFF D HL DLH R SD SC O 300 Hz C L 50nF, C 62 D 15 D 30 Widh of lach enable pulse 80 delay ime afer rising edge of clock 35 seup ime before rising edge of clock 40 Rise/fall ime of H 000 OUT Delay ime for oupu o sar rise/fall 500 Delay Delay ime clock o D ime clock o D O O UT UT = PP 1 µ s C L 100nF, = PP high o low 110 C L =15pF low o high 110 C L =15pF, logic inpus 5 F HI-Z shor circui deecion 500 shor circui clear 3000 high-z sae 500 =20mA Condiio =200 =200 Shor o oupu fall of SHORT, C =15pF L Shor clear o oupu rise of SHORT Absolue Maximum Raings 1 Supply olage, -0.5 o 6 Supply olage, PP o 275 Logic inpu levels -0.5 o +0.5 Ground curren 2 0.3A High volage supply curren A Coninuous oal power dissipaion 3 750mW Operaing emperaure range -40 C o +85 C Sorage emperaure range -65 C +150 C Ordering Informaion Device Par Number Package H513 H513WG 24-Lead SOW H513 H513X Die in Wafer Form 1. volages are referenced o GND. 2. Connecion o all power and ground pads is required. Duy cycle is limied by he oal power dissipaed in he package. 3. For operaion above 25 C ambien derae linearly o 85 C a 12mW/ C. 2

3 H513 Operaing Supply olages Symbol Parameer Min Typ Max Unis Condiio PP IH T A Logic supply volage High volage supply Noe 1 High-level inpu volage Low-level inpu volage Operaing free-air emperaure C Noes: 1. Below minimum PP he oupu may no swich. 2. Power-up sequence should be he following: 1. Connec ground. 2. Apply. 3. Se all inpus (Daa,, Enable, ec.) o a known sae. 4. Apply PP. Power-down sequence should be he reverse of he above. Inpu and Equivalen Circuis PP 20kΩ Inpu Daa Ou H OUT GND GND H GND POL, BL,, and HI-Z Logic Inpus Logic Daa High olage s 3

4 Swiching Waveforms Daa Inpu Daa alid SU H IH H513 WL WH IH Daa Ou DLH DHL IH D W S H OUT w/ S/R LOW 90% 10% doff OF H OUT w/ S/R HIGH 10% 90% don OR Shor Circui Deec Deail Timing (H513) POL BL Hi-Z H L IH HI-Z H OUT Wihin x of rail SD SC Shor Deec H L Noe: For PP greaer han 150: Shor deec oupu will flag shor condiio - H OUT is higher han 10 when expeced low - H OUT is lower han PP when expeced high Shor deec oupu will say clear - H OUT is lower han 2 when expeced low - H OUT is higher han PP - 60 when expeced high 4

5 Funcional Block Diagram POL BL PP H513 D IN L/T H OUT1 8-Bi Saic Shif Regiser 8 Laches 6 Addiional s L/T H OUT8 D OUT HI-Z Shor Deec Shor Funcion Table Funcion Daa Inpus BL POL HI-Z Shif Reg H s Daa Ou on X X X L L H H H H off X X X L H H L L L Inver mode X X L H L H ( b) Load S/R H or L L H H H H or L Sore Daa in laches X X L H H H X X L H L H (b) Traparen mode L H H H H L L H H H H H H H s High-Z X X X X X L High impedance oupus s ON X X X X X H 5

6 H513 Pin Configuraion Package Ouline Pin Funcion 1 N/C 2 Pin Funcion 13 HGND 14 HGND D OUT 4 BL 5 POL SHORT 9 HI-Z 15 H OUT1 16 H OUT2 17 H OUT3 18 H OUT4 19 H OUT5 20 H OUT6 21 H OUT D IN 11 LGND 22 H OUT8 23 PP N/C 24 PP Lead SOW Package (WG) (Wide Body) DSFP-H513 6

7 Package Oulines 24-Lead SOW Package (WG) (Wide Body) ( ) D E ( ) H ( ) TYP. (12.700) TYP. (8.890) B ( ) 7 45 h ( ) ( ) A e TYP. (1.270) ( ) A ( ) L C ( ) Noe: Circle (e.g. B ) indicaes JEDEC Reference. Dimeio in Inches Measuremen Legend = (Dimeio in Millimeers) DSPD-24SOWWG 2002 Superex Inc. righs reserved. Unauhorized use or reproducion prohibied. A Bordeaux Drive, Sunnyvale, CA TEL: (408) FAX: (408)

MC14175BDR2G. Quad Type D Flip Flop

MC14175BDR2G. Quad Type D Flip Flop MC475B Quad Type D FlipFlop The MC475B quad ype D flipflop is coruced wih MOS Pchannel and Nchannel enhancemen mode devices in a single monolihic srucure. Each of he four flipflops is posiiveedge riggered