Quad 2-Input OR Gate High-Performance Silicon-Gate CMOS
|
|
|
- Bathsheba Chase
- 5 years ago
- Views:
Transcription
1 TECNICAL DATA Quad 2-Inpu OR ae igh-performance Silicon-ae CMOS The is idenical in pinou o he LS/ALS32. The device inpus are compaible wih sandard CMOS oupus; wih pullup resisors, hey are compaible wih LS/ALSTTL oupus. Oupus Direcly Inerface o CMOS, NMOS, and TTL Operaing Range: 2. o 6. Low Inpu Curren:. µa igh Noise Immuniy Characerisic of CMOS Devices N SUFFIX PLASTIC DIP D SUFFIX SOIC ORDERIN INFORMATION N Plasic DIP D SOIC T A = -55 o 25 C for all packages LOIC DIARAM PIN ASSINMENT FUNCTION TABLE PIN = PIN 7 = ND Inpus Oupu A B Y L L L L L L LOW volage level I volage level
2 MAXIMUM RATINS * Symbol Parameer alue Uni DC Supply (Referenced o ND) -.5 o +7. IN DC Inpu (Referenced o ND) -.5 o +.5 OUT DC Oupu (Referenced o ND) -.5 o +.5 I IN DC Inpu Curren, per Pin ±2 ma I OUT DC Oupu Curren, per Pin ±25 ma I CC DC Supply Curren, and ND Pi ±5 ma P D Power Dissipaion in Sill Air, Plasic DIP+ SOIC Package+ Tsg Sorage Temperaure -65 o +5 C T L Lead Temperaure, mm from Case for Seconds (Plasic DIP or SOIC Package) 75 5 * Maximum Raings are hose values beyond which damage o he device may occur. Funcional operaion should be resriced o he Recommended Operaing Condiio. +Deraing - Plasic DIP: - mw/ C from 65 o 25 C SOIC Package: : - 7 mw/ C from 65 o 25 C mw 26 C RECOMMENDED OPERATIN CONDITIONS Symbol Parameer Min Max Uni DC Supply (Referenced o ND) IN, OUT DC Inpu, Oupu (Referenced o ND) T A Operaing Temperaure, All Package Types C r, f Inpu Rise and Fall Time (Figure ) =2. = = This device conai proecion circuiry o guard agai damage due o high saic volages or elecric fields. owever, precauio mus be aken o avoid applicaio of any volage higher han maximum raed volages o his high-impedance circui. For proper operaion, IN and OUT should be corained o he range ND ( IN or OUT ). Unused inpus mus always be ied o an appropriae logic volage level (e.g., eiher ND or ). Unused oupus mus be lef open.
3 DC ELECTRICAL CARACTERISTICS (s Referenced o ND) Symbol Parameer Tes Condiio -55 C o 25 C I Minimum igh- Level Inpu IL Maximum Low - Level Inpu O Minimum igh- Level Oupu OUT = -. I OUT 2 µa OUT =. or -. I OUT 2 µa IN = I or IL I OUT 2 µa uaraneed Limi 85 C 25 C Uni IN = I or IL I OUT 4. ma I OUT 5.2 ma OL Maximum Low- Level Oupu IN = IL I OUT 2 µa I IN I CC Maximum Inpu Leakage Curren Maximum Quiescen Supply Curren (per Package) IN = IL I OUT 4. ma I OUT 5.2 ma IN = or ND 6. ±. ±. ±. µa IN = or ND I OUT =µa µa
4 AC ELECTRICAL CARACTERISTICS (C L =5 pf,inpu r = f =6., I =, IL = ) Symbol Parameer -55 C o 25 C PL, PL TL, TL Maximum Propagaion Delay, Inpu A or B o Oupu Y (Figures and 2) Maximum Oupu Traiion Time, Any Oupu (Figures and 2) uaraneed Limi 85 C 25 C Uni C IN Maximum Inpu Capaciance - pf C PD Power Dissipaion Capaciance (Per ae) Used o deermine he no-load dynamic power coumpion: P D =C PD 2 f+i CC C, =5. 2 pf INPUT A or B OUTPUT Y PL r 9% 5% % 9% 5% % f PL ND DEICE UNDER TEST OUTPUT TEST POINT C L * TL TL Figure. Swiching Waveforms * Includes all probe and jig capaciance Figure 2. Tes Circui EXPANDED LOIC DIARAM (/4 of he Device)
5 N SUFFIX PLASTIC DIP (MS - AA) NOTES: A F.25 (.) M T. Dimeio A, B do no include mold flash or prorusio. Maximum mold flash or prorusio.25 mm (.) per side. 8 7 D N B -T- SEATIN 5.27 PLANE K D M J F J 8.25 (.) M T C M NOTES: K..25. Dimeio A and B do no include mold flash or prorusion. M Maximum mold flash or prorusion.5 mm (.6) per side P for A; for B.25 mm (.) per side. R.25.5 C -T- K SEATIN PLANE M L J Dimeion, mm Symbol MIN MAX A B C 5.33 D F J K L M.2.36 N.38 D SUFFIX SOIC (MS - 2AB) A 8 7 B P C Symbol MIN MAX A B C D.33.5 F.4.27 R x 45 Dimeion, mm.27
Analog Multiplexer Demultiplexer High-Performance Silicon-Gate CMOS
TECHNICAL DATA IW0B Analog Muliplexer Demuliplexer HighPerformance SiliconGae CMOS The IW0B analog muliplexer/demuliplexer is digially conrolled analog swiches having low ON impedance and very low OFF
Dual 4-Input Data Selector/Multiplexer High-Performance Silicon-Gate CMOS
TECNICAL DATA IN74C153A Dual 4-Input Data Selector/Multiplexer igh-performance Silicon-ate CMOS The IN74C153A is identical in pinout to the LS/ALS153. The device inputs are compatible with standard CMOS
Quad 2-Input NAND Gate with Open-Drain Outputs High-Performance Silicon-Gate CMOS
IN74C3A Quad 2-Input NAND ate with Open-Drain Outputs igh-performance Silicon-ate CMOS The IN74C3A is identical in pinout to the LS/ALS3. The device inputs are compatible with standard CMOS outputs; with
Hex 3-State Noninverting Buffer with Common Enables High-Performance Silicon-Gate CMOS
TECNICAL DATA IN74C365A ex 3-State Noninverting Buffer with Common Enables igh-performance Silicon-ate CMOS The IN74C365A is identical in pinout to the LS/ALS365. The device inputs are compatible with
8-Input Data Selector/Multiplexer with 3-State Outputs High-Performance Silicon-Gate CMOS
TECNICAL DATA IN74C251A 8-Input Data Selector/Multiplexer with 3-State Outputs igh-performance Silicon-ate CMOS The IN74C251A is identical in pinout to the LS/ALS251. The device inputs are compatible with
Octal 3-State Noninverting Buffer/Line Driver/Line Receiver High-Performance Silicon-Gate CMOS
TECNICAL DATA IN74C244A Octal 3-State Noninverting Buffer/Line Driver/Line Receiver igh-performance Silicon-ate CMOS The IN74C244A is identical in pinout to the LS/ALS244. The device inputs are compatible
Dual D Flip-Flop with Set and Reset
TECNICAL DATA IN74C74A Dual D Flip-Flop with Set and Reset The IN74C74A is identical in pinout to the LS/ALS74. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they
Octal 3-State Inverting Transparent Latch High-Performance Silicon-Gate CMOS
TECNICAL DATA IN74C33A Octal 3-State Inverting Traparent Latch igh-performance Silicon-ate CMOS The IN74C33A is identical in pinout to the LS/ALS33. The device inputs are compatible with standard CMOS
Dual J-K Flip-Flop with Set and Reset
TECNICAL DATA IN74C109A Dual J-K Flip-Flop with Set and Reset igh-performance Silicon-ate CMOS The IN74C109A is identical in pinout to the LS/ALS109. The device inputs are compatible with standard CMOS
Quad 2-Input Data Selectors/Multiplexer High-Performance Silicon-Gate CMOS
TECNICAL DATA IN74CT157A Quad 2-Input Data Selectors/Multiplexer igh-performance Silicon-ate CMOS The IN74CT157A is identical in pinout to the LS/ALS157. This device may be used as a level converter for
MC74HC138A. 1 of 8 Decoder/ Demultiplexer. High Performance Silicon Gate CMOS
of 8 Decoder/ Demuliplexer High Performance Silicon Gae CMOS The is idenical in pinou o he LS8. The device inpus are compaible wih sandard CMOS oupus; wih pullup resisors, hey are compaible wih LSTTL oupus.
Octal 3-State Noninverting Transparent Latch
TECNICAL DATA IN74CT373A Octal 3-State Noninverting Transparent Latch The IN74CT373A may be used as a level converter for interfacing TTL or NMOS outputs to igh-speed CMOS inputs. The IN74CT373A is identical
8-BIT SERIAL-INPUT/PARALLEL-OUTPUT SHIFT RESISTER High-Performance Silicon-Gate CMOS
TECNICAL DATA 8-BIT SERIAL-INPUT/PARALLEL-OUTPUT SIFT RESISTER igh-performance Silicon-ate CMOS The may be used as a level converter for interfacing TTL or NMOS outputs to high-speed CMOS inputs. The is
Octal 3-State Noninverting Buffer/Line Driver/Line Receiver High-Performance Silicon-Gate CMOS
TECNICAL DATA Octal 3-State Noninverting Buffer/Line Driver/Line Receiver igh-performance Silicon-ate CMOS IN74CT244A The IN74CT244A is identical in pinout to the LS/ALS244. The device may be used as a
MC74HC573A. Octal 3-State Noninverting Transparent Latch. High Performance Silicon Gate CMOS
Ocal 3-Sae Noninvering Traparen Lach High Performance Silicon Gae COS The C74HC573 is idenical in pinou o he LS573. The devices are compaible wih sandard COS oupus; wih pullup resisors, hey are compaible
KK74HC221A. Dual Monostable Multivibrator TECHNICAL DATA PIN ASSIGNMENT LOGIC DIAGRAM FUNCTION TABLE
TECNICAL DATA KK74C22A Dual Monostable Multivibrator The KK74C22A is identical in pinout to the LS/ALS22. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible
MC14175BDR2G. Quad Type D Flip Flop
MC475B Quad Type D FlipFlop The MC475B quad ype D flipflop is coruced wih MOS Pchannel and Nchannel enhancemen mode devices in a single monolihic srucure. Each of he four flipflops is posiiveedge riggered
Programmable Timer High-Performance Silicon-Gate CMOS
TECNICAL DATA Programmable Timer igh-performance Silicon-ate CMOS The IW1B programmable timer consists of a 16-stage binary counter, an oscillator that is controlled by external R-C components (2 resistors
MC74HC165A. 8 Bit Serial or Parallel Input/ Serial Output Shift Register. High Performance Silicon Gate CMOS
MC74CA 8 Bi Serial or Parallel Inpu/ Serial Oupu Shif Regiser igh Performance Silicon Gae CMOS The MC74CA is idenical in pinou o he S. The device inpus are compaible wih sandard CMOS oupus; wih pullup
Dual 4-Input AND Gate
TENIAL DATA IN42A Dual 4-Input AND ate The IN42A is high-speed Si-gate MOS device and is pin compatible with pullup resistors with low power Schottky TTL (LSTTL). The device provide the Dual 4-input AND
MC74HC244A Octal 3 State Noninverting Buffer/Line Driver/ Line Receiver
Ocal Sae Noninvering uffer/line Driver/ Line Receiver High Performance Silicon Gae COS The C74HC244 is idenical in pinou o he LS244. The device inpus are compaible wih sandard COS oupus; wih pullup resisors,
Dual 4-Input AND Gate
TENIAL DATA Dual 4-Input AND ate The is high-speed Si-gate MOS device and is pin compatible with low power Schottky TTL (LSTTL). The device provide the Dual 4-input AND function. Outputs Directly Interface
MC74HC595A. 8-Bit Serial-Input/Serial or Parallel-Output Shift Register with Latched 3-State Outputs. High Performance Silicon Gate CMOS
8-Bi Serial-Inpu/Serial or Parallel-Oupu Shif Regiser wih Lached 3-Sae Oupus High Performance Silicon Gae COS The C74HC55A consiss of an 8 bi shif regiser and an 8 bi D ype lach wih hree sae parallel oupus.
Triple 3-Input NOR Gate
TENIAL DATA IN4T2A Triple 3-Input NOR ate The IN4T2A is high-speed Si-gate MOS device and is pin compatible with low power Schottky TTL (LSTTL). The device provide the Triple 3-input NOR function. Outputs
MC14099B. 8 Bit Addressable Latches
MC0B Bi ddressable Laches The MC0B is an bi addressable lach. Daa is enered in serial form when he appropriae lach is addressed (via address pi 0,, ) and wrie disable is in he low sae. For he MC0B he inpu
IN74HC05A Hex Inverter with Open-Drain Outputs
TECNICL DT IN74C05 ex Inverter with Open-Drain Outputs The IN74C05 is identical in pinout to the LS/LS05. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible
PI74STX1G126. SOTiny Gate STX Buffer with 3-State Output. Features. Descriptio n. Block Diagram. Pin Configuration
PI74STXG6 4567890456789045678904567890456789045678904567890456789045678904567890456789045678904567890 4567890456789045678904567890456789045678904567890456789045678904567890456789045678904567890 SOTiny
Presettable 4-Bit Binary UP/DOWN Counter High-Performance Silicon-Gate CMOS
TECHNICAL DATA IN74HC193A Presettable 4-Bit Binary UP/DOWN Counter High-Performance Silicon-Gate CMOS The IN74HC193A is identical in pinout to the LS/ALS193. The device inputs are compatible with standard
Presettable Counters High-Performance Silicon-Gate CMOS
TECHNICAL DATA IN74HC1A Presettable Counters High-Performance Silicon-Gate CMOS The IN74HC1A is identical in pinout to the LS/ALS1. The device inputs are compatible with standard CMOS outputs; with pullup
Octal 3-State Noninverting Transparent Latch
SL74HC73 Octal 3-State Noninverting Traparent Latch High-Performance Silicon-Gate CMOS The SL74HC73 is identical in pinout to the LS/ALS73. The device inputs are compatible with standard CMOS outputs;
MC14015B. Dual 4 Bit Static Shift Register
M0B Dual Bi Saic Shif egiser The M0B dual bi saic shif regiser is coruced wih MOS Phannel and Nhannel enhancemen mode devices in a single monolihic srucure. I coiss of wo idenical, independen sae serialinpu/paralleloupu
MC14040B. 12-Bit Binary Counter
M4040B 2Bi Binary ouner The M4040B 2sage binary couner is coruced wih MOS Phannel and Nhannel enhancemen mode devices in a single monolihic srucure. This par is designed wih an inpu wave shaping circui
HV513 8-Channel Serial to Parallel Converter with High Voltage Push-Pull Outputs, POL, Hi-Z, and Short Circuit Detect
H513 8-Channel Serial o Parallel Converer wih High olage Push-Pull s, POL, Hi-Z, and Shor Circui Deec Feaures HCMOS echnology Operaing oupu volage of 250 Low power level shifing from 5 o 250 Shif regiser
SOTiny Gate STX. Input. Descriptio n. Features. Block Diagram. Pin Configuration. Recommended Operating Conditions (1) Pin Description.
PI74STXG08 4567890456789045678904567890456789045678904567890456789045678904567890456789045678904567890 4567890456789045678904567890456789045678904567890456789045678904567890456789045678904567890 - Feaures
1-OF-8 DECODER/DEMULTIPLEXER High-Speed Silicon-Gate CMOS
1-OF-8 DECODER/DEMULTIPLEXER High-Speed Silicon-Gate CMOS The IN74AC138 is identical in pinout to the LS/ALS138, HC/HCT138. The device inputs are compatible with standard CMOS outputs; with pullup resistors,
1-OF-8 DECODER/DEMULTIPLEXER High-Speed Silicon-Gate CMOS
1-OF-8 DECODER/DEMULTIPLEXER High-Speed Silicon-Gate CMOS The IN74ACT138 is identical in pinout to the LS/ALS138, HC/HCT138. The IN74ACT138 may be used as a level converter for interfacing TTL or NMOS
CMOS BCD-to-7-Segment Latch Decoder Drivers IW4511B TECHNICAL DATA PIN ASSIGNMENT. Rev. 00
TECNICAL DATA CMOS CDto7Segment Latch Decoder Drivers IW4511 ICs IW4511 is usen in highperformance computing systems with low power consumption in portable measuring equipments, communication devices with
Dual D Flip-Flop with Set and Reset High-Speed Silicon-Gate CMOS
TECHNICAL DATA IN74ACT74 Dual D Flip-Flop with Set and Reset High-Speed Silicon-Gate CMOS The IN74ACT74 is identical in pinout to the LS/ALS74, HC/HCT74. The IN74ACT74 may be used as a level converter
74HC86. Quad 2 Input Exclusive OR Gate. High Performance Silicon Gate CMOS
Quad 2 Input Exclusive OR Gate MARKING DIAGRAMS High Performance Silicon Gate CMOS The is identical in pinout to the LS86. The device inputs are compatible with standard CMOS outputs; with pullup resistors,
IN74HC164А 8-Bit Serial-Input/Parallel-Output Shift Register
TECHNICAL DATA IN74HC164А 8-Bit Serial-Input/Parallel-Output Shift Register High-Performance Silicon-Gate CMOS The IN74HC164 is identical in pinout to the LS/ALS164. The device inputs are compatible with
MC74VHC1GT125. Noninverting Buffer / CMOS Logic Level Shifter with LSTTL Compatible Inputs
C74CGT Noninvering Buffer / COS ogic evel Shifer wih STT Compaible Inpus The C74CGT is a single gae noninvering buffer fabricaed wih silicon gae COS echnology. I achieves high speed operaion similar o
12-Stage Binary Ripple Counter High-Voltage Silicon-Gate CMOS
TECHNICAL DATA IW4040B 2-Stage Binary Ripple Counter High-oltage Silicon-Gate CMOS The IW4040B is ripple-carry binary counter. All counter stages are masterslave flip-flops. The state of a counter advances
MC14503B. Hex Non-Inverting 3-State Buffer
MC4503B Hex Non-Invering 3-Sae Buffer The MC4503B is a hex noninvering buffer wih 3sae oupus, and a high curren source and sink capabiliy. The 3sae oupus make i useful in common bussing applicaio. Two
BCD-TO-DECIMAL DECODER HIGH-VOLTAGE SILICON-GATE CMOS IW4028B TECHNICAL DATA
TECHNICAL DATA BCD-TO-DECIMAL DECODER HIGH-OLTAGE SILICON-GATE CMOS IW4028B The IW4028B types are BCD-to-decimal or binary-tooctal decoders consisting of buffering on all 4 inputs, decoding-logic gates,
MC74HC74A. Dual D Flip-Flop with Set and Reset. High Performance Silicon Gate CMOS
Dual D Flip-Flop wih Se and Rese High Performance Silicon Gae CMOS The MC4HC4A is idenical in pinou o he LS4. The device inpus are compaible wih sandard CMOS oupus; wih pullup resisors, hey are compaible
MC74HC573A. Octal 3 State Noninverting Transparent Latch. High Performance Silicon Gate CMOS
Ocal 3 Sae Noninvering Transparen Lach High Performance Silicon Gae CMOS The MC74HC573A is idenical in pinou o he LS573. The devices are compaible wih sandard CMOS oupus; wih pullup resisors, hey are compaible
MC14175BFELG. Quad Type D Flip Flop
MC475B Quad Type D FlipFlop The MC475B quad ype D flipflop is coruced wih MOS Pchannel and Nchannel enhancemen mode devices in a single monolihic srucure. Each of he four flipflops is posiiveedge riggered
MC14042B. MARKING DIAGRAMS. MAXIMUM RATINGS (Voltages Referenced to V SS ) (Note 2.) ORDERING INFORMATION PDIP 16 P SUFFIX CASE 648
The MC14042B Quad Traparen Lach is coruced wih MOS P channel and N channel enhancemen mode devices in a single monolihic srucure. Each lach has a separae daa inpu, bu all four laches share a common clock.
MC14043B, MC14044B CMOS MSI. Quad R S Latches
MC44B, MC444B CMOS MSI Quad RS Laches The MC44B and MC444B quad RS laches are coruced wih MOS PChannel and NChannel enhancemen mode devices in a single monolihic srucure. Each lach has an independen Q
Dual JK Flip-Flop IW4027B TECHNICAL DATA PIN ASSIGNMENT LOGIC DIAGRAM FUNCTION TABLE. Rev. 00
TECHNICAL DATA IW027B Dual JK Flip-Flop The IW027B is a Dual JK Flip-Flop which is edge-triggered and features independent Set, Reset, and Clock inputs. Data is accepted when the Clock is LOW and traferred
MC74HC74A. Dual D Flip Flop with Set and Reset. High Performance Silicon Gate CMOS
Dual D Flip Flop wih Se and Rese High Performance Silicon Gae CMOS The MC4HC4A is idenical in pinou o he LS4. The device inpus are compaible wih sandard CMOS oupus; wih pullup resisors, hey are compaible
MC14029B. Binary/Decade Up/Down Counter
MC4029B Binary/Decade Up/Down Couner The MC4029B Binary/Decade up/down couner is coruced wih MOS P channel and N channel enhancemen mode devices in a single monolihic srucure. The couner coiss of ype D
SOTiny TM LVDS High-Speed Differential Line Receiver. Features. Description. Applications. Pinout. Logic Diagram. Function Table
67890678906789067890678906789067890678906789067890678906789067890 SOTiny TM LVDS High-Speed Differenial Line Receiver Feaures Mees or Exceeds he Requiremens of NSI TI/EI-6-99 Sandard Signaling raes up
74HC74. Dual D Flip Flop with Set and Reset. High Performance Silicon Gate CMOS
Dual D Flip Flop with Set and Reset High Performance Silicon Gate CMOS The 4HC4 is identical in pinout to the LS4. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they
MC14174B/D. Hex Type D Flip-Flop
MC474B Hex Type D Flip-Flop The MC474B hex ype D flipflop is coruced wih MOS Pchannel and Nchannel enhancemen mode devices in a single monolihic srucure. Daa on he D inpus which mees he seup ime requiremens
MC74HCT373A/D. Octal 3-State Noninverting Transparent Latch with LSTTL-Compatible Inputs. High Performance Silicon Gate CMOS
Ocal -Sae Noninvering Traparen Lach wih LSTTL-Compaible Inpus High Performance Silicon Gae CMOS The MC7HCT7A may be used as a level converer for inerfacing TTL or NMOS oupus o High Speed CMOS inpus. The
MC74HC573A. Octal 3-State Noninverting Transparent Latch. High Performance Silicon Gate CMOS
Ocal 3-Sae Noninvering Transparen Lach High Performance Silicon Gae CMOS The MC74HC573 is idenical in pinou o he LS573. The devices are compaible wih sandard CMOS oupus; wih pullup resisors, hey are compaible
Octal 3-State Noninverting D Flip-Flop
TEHNIAL ATA IN74H74A Octal 3-State Noninverting Flip-Flop High-Performance Silicon-Gate MOS N SUFFIX PLASTI IP The IN74H74A is identical in pinout to the LS/ALS74. The device inputs are compatible with
Top View. Top View. V DS Gate-Source Voltage ±8 ±8 Continuous Drain Current Pulsed Drain Current C V GS I D -2.5 I DM P D 0.
V Complemenary MOSFET General Descripion The AO664 combines advanced rench MOSFET echnology wih a low resisance package o provide exremely low R DS(ON). This device is ideal for load swich and baery proecion
MC14008B. 4 Bit Full Adder
4 Bi Full Adder The MC4008B 4 bi full adder is consruced wih MOS P Channel and N Channel enhancemen mode devices in a single monolihic srucure. This device consiss of four full adders wih fas inernal look
MC14043B, MC14044B CMOS MSI. Quad R S Latches
MC44B, MC444B CMOS MSI Quad RS Laches The MC44B and MC444B quad RS laches are coruced wih MOS PChannel and NChannel enhancemen mode devices in a single monolihic srucure. Each lach has an independen Q
PI5A3157. SOTINY TM Low Voltage SPDT Analog Switch 2:1 Mux/Demux Bus Switch. Features. Descriptio n. Applications. Connection Diagram Pin Description
PI53157 OINY M Low Volage PD nalog wich 2:1 Mux/Demux Bus wich Feaures CMO echnology for Bus and nalog pplicaions Low ON Resisance: 8-ohms a 3.0V Wide Range: 1.65V o 5.5V Rail-o-Rail ignal Range Conrol
V DS. 100% UIS Tested 100% R g Tested. Top View. Top View S2 G2
3V Dual PChannel MOSFET General Descripion The AO483 uses advanced rench echnology o provide excellen R DS(ON) wih low gae charge. This device is suiable for use as a load swich or in PWM applicaions.
MM74HC157 Quad 2-Input Multiplexer
Quad 2-Input Multiplexer General Description The MM74HC157 high speed Quad 2-to-1 Line data selector/multiplexers utilizes advanced silicon-gate CMOS technology. It possesses the high noise immunity and
MC74HC08A. Quad 2 Input AND Gate High Performance Silicon Gate CMOS
Quad 2 Input AND Gate igh Performance Silicon Gate CMOS The MC74C08A is identical in pinout to the S08. The device inputs are compatible with Standard CMOS outputs; with pullup resistors, they are compatible
MC14027B. MARKING DIAGRAMS. MAXIMUM RATINGS (Voltages Referenced to V SS ) (Note 2.) ORDERING INFORMATION PDIP 16 P SUFFIX CASE 648
The MC14027B dual J K flip flop has independen J, K, Clock (C), Se (S) and Rese (R) inpus for each flip flop. These devices may be used in conrol, regiser, or oggle funcions. Diode Proecion on All Inpus
NDS356P P-Channel Logic Level Enhancement Mode Field Effect Transistor
March 996 NS356P P-Channel Logic Level Enhancemen Mode Field Effec Transisor General escripion These P-Channel logic level enhancemen mode power field effec ransisors are produced using Fairchild's proprieary,
8-Input NAND Gate IN74HCT30A TECHNICAL DATA LOGIC DIAGRAM PIN ASSIGNMENT FUNCTION TABLE. Rev. 00
TENIL T IN74T3 8-Input NN ate The IN74T3 is high-speed Si-gate MOS device and is pin compatible with low power Schottky TTL (LSTTL). The device provide the 8-input NN function. Outputs irectly Interface
AO V Complementary Enhancement Mode Field Effect Transistor
AO46 6V Complemenary Enhancemen Mode Field Effec Transisor General Descripion The AO46 uses advanced rench echnology MOSFETs o provide excellen and low gae charge. The complemenary MOSFETs may be used
8-Input NAND Gate IN74HC30A TECHNICAL DATA LOGIC DIAGRAM PIN ASSIGNMENT FUNCTION TABLE. Rev. 00
TENIL T IN743 8-Input NN ate The IN743 is high-speed Si-gate MOS device and is compatible with low power Schottky TTL (LSTTL). The device provide the 8-input NN function. Outputs irectly Interface to MOS,
Top View. Top View S2 G2 S1 G1
AO49 3V Complemenary MOSFET General Descripion AO49 uses advanced rench echnology o provide excellen R DS(ON) and low gae charge. This complemenary N and P channel MOSFET configuraion is ideal for low
onlinecomponents.com OPTOLOGIC OPTICAL INTERRUPTER SWITCH QVE00112 PACKAGE DIMENSIONS FEATURES 6/10/04
PACKAGE DIMENSIONS.714 (18.15).123 (3.125).189 (4.82).14 (.356).327 (8.31) Ø 3.3.1 (2.54).173 (4.4) OPTICAL C L 13.78 (35) ±.275 (7).316 (8.25) GRN WHT.464 (11.8).143 (3.625).118 (3.) GRY.173 (4.4).246.276
MC74HC00A. Quad 2 Input NAND Gate. High Performance Silicon Gate CMOS
MC74C00A Quad 2 Input NAND Gate igh Performance Silicon Gate CMOS The MC74C00A is identical in pinout to the S00. The device inputs are compatible with Standard CMOS outputs; with pullup resistors, they
MC14008B. 4-Bit Full Adder
4-Bi Full Adder The MC4008B 4 bi full adder is consruced wih MOS P Channel and N Channel enhancemen mode devices in a single monolihic srucure. This device consiss of four full adders wih fas inernal look
MM74HC175 Quad D-Type Flip-Flop With Clear
Quad D-Type Flip-Flop With Clear General Description The MM74HC175 high speed D-type flip-flop with complementary outputs utilizes advanced silicon-gate CMOS technology to achieve the high noise immunity
NDS332P P-Channel Logic Level Enhancement Mode Field Effect Transistor
June 997 NS33P P-Channel Logic Level Enhancemen Mode Field Effec Transisor General escripion Feaures These P-Channel logic level enhancemen mode power field effec ransisors are produced using Fairchild's
Converter - Brake - Inverter Module (CBI2)
Converer - Brake - Inverer Module (CBI2) 21 22 D11 D13 D1 1 2 3 7 D7 16 1 T1 D1 T3 D3 T D 18 2 6 17 19 4 D12 D14 D16 T7 T2 D2 T4 D4 T6 D6 23 14 24 11 1 12 13 NTC 8 9 Three Phase Brake Chopper Three Phase
MM74HC151 8-Channel Digital Multiplexer
8-Channel Digital Multiplexer General Description The MM74HC151 high speed Digital multiplexer utilizes advanced silicon-gate CMOS technology. Along with the high noise immunity and low power dissipation
Converter - Brake - Inverter Module (CBI2)
MUBW 5-6 7 Converer - Brake - Inverer Module (CBI2) 2 22 D D3 D5 2 3 7 D7 6 5 T D T3 D3 T5 D5 8 2 6 7 5 9 4 D2 D4 D6 T7 T2 D2 T4 D4 T6 D6 23 4 24 2 3 NTC 8 9 Three Phase Brake Chopper Three Phase Recifier
MC74HC393. Dual 4 Stage Binary Ripple Counter. High Performance Silicon Gate CMOS
74H393 ual 4 Sage Binary Ripple ouner High Performance Silicon Gae OS The 54/74H393 is idenical in pinou o he LS393. The device inpus are compaible wih sandard OS oupus; wih pullup resisors, hey are compaible
NDP4050L / NDB4050L N-Channel Logic Level Enhancement Mode Field Effect Transistor
April 996 NP45L / NB45L N-Channel Logic Level Enhancemen Mode Field Effec Transisor General escripion Feaures These logic level N-Channel enhancemen mode power field effec ransisors are produced using
Schmitt-Trigger Inverter/ CMOS Logic Level Shifter
Schmitt-Trigger Inverter/ CMOS Logic Level Shifter with LSTTL Compatible Inputs The is a single gate CMOS Schmitt trigger inverter fabricated with silicon gate CMOS technology. It achieves high speed operation
MC74HC390. Dual 4 Stage Binary Ripple Counter with 2 and 5 Sections. High Performance Silicon Gate CMOS
Dual 4Sage Binary Ripple ouner wih 2 and 5 Secions HighPerformance Siliconae OS The 54/74H30 is idenical in pinou o he LS30. The device inpus are compaible wih sandard OS oupus; wih pullup resisors, hey
MC14027B. Dual J K Flip Flop
M4027B Dual Flip Flop The M4027B dual flip flop has independen,, lock (), Se (S) and Rese (R) inpus for each flip flop. These devices may be used in conrol, regiser, or oggle funcio. Feaures Diode Proecion
MC14007UBF. MARKING DIAGRAMS. MAXIMUM RATINGS (Voltages Referenced to V SS ) (Note 2.) ORDERING INFORMATION
The MC007UB muli purpose device consiss of hree N channel and hree P channel enhancemen mode devices packaged o provide access o each device. These versaile pars are useful in inverer circuis, pulse shapers,
MM74HC00 Quad 2-Input NAND Gate
MM74HC00 Quad 2-Input NAND Gate General Description The MM74HC00 NAND gates utilize advanced silicon-gate CMOS technology to achieve operating speeds similar to LS-TTL gates with the low power consumption
MC74HC273A. Octal D Flip Flop with Common Clock and Reset. High Performance Silicon Gate CMOS
M74H273A Ocal D Flip Flop wih ommon lock and Rese High Performance Silicon Gae MOS The M74H273A is idenical in pinou o he LS273. The device inpus are compaible wih sandard MOS oupus; wih pullup resisors,
MC14174B/D. Hex Type D Flip Flop
7B Hex Type D FlipFlop The 7B hex ype D flipflop is coruced wih OS Pchannel and Nchannel enhancemen mode devices in a single monolihic srucure. Daa on he D inpus which mees he seup ime requireme is raferred
NTE74HC173 Integrated Circuit TTL High Speed CMOS, 4 Bit D Type Flip Flop with 3 State Outputs
NTE74HC173 Integrated Circuit TTL High Speed CMOS, 4 Bit D Type Flip Flop with 3 State Outputs Description: The NTE74HC173 is an high speed 3 State Quad D Type Flip Flop in a 16 Lead DIP type package that
NDH834P P-Channel Enhancement Mode Field Effect Transistor
May 997 NH834P P-Channel Enhancemen Mode Field Effec Transisor General escripion Feaures SuperSOT TM -8 P-Channel enhancemen mode power field effec ransisors are produced using Fairchild's proprieary,
2 Input NAND Gate L74VHC1G00
Input NAND Gate The is an advanced high speed CMOS input NAND gate fabricated with silicon gate CMOS technology. It achieves high speed operation similar to equivalent Bipolar Schottky TTL while maintaining
EECS 141: FALL 00 MIDTERM 2
Universiy of California College of Engineering Deparmen of Elecrical Engineering and Compuer Science J. M. Rabaey TuTh9:30-11am ee141@eecs EECS 141: FALL 00 MIDTERM 2 For all problems, you can assume he
MC74HC138A. 1-of-8 Decoder/ Demultiplexer. High Performance Silicon Gate CMOS
MC74HC38A -of-8 Decoder/ Demultiplexer High Performance Silicon Gate CMOS The MC74HC38A is identical in pinout to the LS38. The device inputs are compatible with standard CMOS outputs; with pullup resistors,
MM74HC175 Quad D-Type Flip-Flop With Clear
Quad D-Type Flip-Flop With Clear General Description The MM74HC175 high speed D-type flip-flop with complementary outputs utilizes advanced silicon-gate CMOS technology to achieve the high noise immunity
NDS355AN N-Channel Logic Level Enhancement Mode Field Effect Transistor
January 997 NS3AN N-Channel Logic Level Enhancemen Mode Field Effec Transisor General escripion Feaures SuperSOT TM -3 N-Channel logic level enhancemen mode power field effec ransisors are produced using
MM74HC32 Quad 2-Input OR Gate
Quad 2-Input OR Gate General Description The MM74HC32 OR gates utilize advanced silicon-gate CMOS technology to achieve operating speeds similar to LS-TTL gates with the low power consumption of standard
MC14020B. 14 Bit Binary Counter
M4020B 4Bi Binary ouner The M4020B 4sage binary couner is coruced wih MOS Phannel and Nhannel enhancemen mode devices in a single monolihic srucure. This par is designed wih an inpu wave shaping circui
High Performance Silicon Gate CMOS
High Performance Silicon Gae MOS The M7H7A is idenical in pinou o he LS7. The device inpus are compaible wih sandard MOS oupus; wih pull up resisors, hey are compaible wih LSTTL oupus. This device coiss
MC74VHC244. Octal Bus Buffer
Ocal Bus Buffer The MC74HC244 is an advanced high speed CMOS ocal bus buffer fabricaed wih silicon gae CMOS echnology. The MC74HC244 is a noninvering 3 sae buffer, and has wo acive low oupu enables. This
NL27WZ126. Dual Buffer with 3 State Outputs. The NL27WZ126 is a high performance dual noninverting buffer operating from a 1.65 V to 5.5 V supply.
Dual Buffer with 3 State Outputs The NL27WZ126 is a high performance dual noninverting buffer operating from a 1.65 to 5.5 supply. Features Extremely igh Speed: t PD 2.6 ns (typical) at = 5.0 Designed