MC74HC138A. 1 of 8 Decoder/ Demultiplexer. High Performance Silicon Gate CMOS
|
|
|
- Hope Sims
- 5 years ago
- Views:
Transcription
1 of 8 Decoder/ Demuliplexer High Performance Silicon Gae CMOS The is idenical in pinou o he LS8. The device inpus are compaible wih sandard CMOS oupus; wih pullup resisors, hey are compaible wih LSTTL oupus. The HC8A decodes a hree bi Address o one of eigh acive low oupus. This device feaures hree Chip Selec inpus, wo acive low and one acive high o faciliae he demuliplexing, cascading, and chip selecing funcions. The demuliplexing funcion is accomplished by using he Address inpus o selec he desired device oupu; one of he Chip Selecs is used as a daa inpu while he oher Chip Selecs are held in heir acive saes. PDIP N SUFFIX CASE 68 MARKING DIAGRAMS N AWLYYWWG Feaures Oupu Drive Capabiliy: 0 LSTTL Loads Oupus Direcly Inerface o CMOS, NMOS and TTL Operaing olage Range:.0 o 6.0 Low Inpu Curren:.0 A High Noise Immuniy Characerisic of CMOS Devices In Compliance wih he Requiremens Defined by JEDEC Sandard No. 7A Chip Complexiy: 00 FETs or 9 Equivalen Gaes Pb Free Packages are Available* SOIC D SUFFIX CASE 75B TSSOP DT SUFFIX CASE 98F HC8AG AWLYWW HC 8A ALYW SOEIAJ F SUFFIX CASE 966 7HC8A ALYWG A = Assembly Locaion L, WL = Wafer Lo Y, YY = Year W, WW = Work Week G = Pb Free Package = Pb Free Package (Noe: Microdo may be in eiher locaion) ORDERING INFORMATION See deailed ordering and shipping informaion in he package dimensions secion on page of his daa shee. *For addiional informaion on our Pb Free sraegy and soldering deails, please download he ON Semiconducor Soldering and Mouning Techniques Reference Manual, SOLDERRM/D. Semiconducor Componens Indusries, LLC, 005 Publicaion Order Number: /D
2 A0 A A 5 Y0 Y CS Y CS 5 Y CS Y Y Y5 GND 8 9 Y6 Figure. Pin Assignmen ADDRESS INPUTS A0 A A 6 CS CHIP SELECT CS INPUTS 5 CS 5 0 Y0 Y Y Y Y Y5 9 7 Y6 Y7 PIN = PIN 8 = GND Figure. Logic Diagram ACTIE LOW OUTPUTS Inpus FUNCTION TABLE Oupus CSCS CS A A A0 Y0 Y Y Y Y Y5 Y6 Y7 X X H X X X H H H H H H H H X H X X X X H H H H H H H H L X X X X X H H H H H H H H H L L L L L L H H H H H H H H L L L L H H L H H H H H H H L L L H L H H L H H H H H H L L L H H H H H L H H H H H L L H L L H H H H L H H H H L L H L H H H H H H L H H H L L H H L H H H H H H L H H L L H H H H H H H H H H L H = high level (seady sae); L = low level (seady sae); X = don care ORDERING INFORMATION Device Package Shipping N PDIP 500 Unis / Rail NG PDIP 500 Unis / Rail D SOIC 8 Unis / Rail DG SOIC 8 Unis / Rail DR SOIC 500 Tape & Reel DRG SOIC 500 Tape & Reel DTR TSSOP * 500 Tape & Reel DTRG TSSOP * 500 Tape & Reel F SOEIAJ 50 Unis / Rail FG SOEIAJ 50 Unis / Rail FEL SOEIAJ 000 Tape & Reel FELG SOEIAJ 000 Tape & Reel For informaion on ape and reel specificaions, including par orienaion and ape sizes, please refer o our Tape and Reel Packaging Specificaions Brochure, BRD80/D. *This package is inherenly Pb Free.
3 MAXIMUM RATINGS SymbolÎÎ Parameer alue Uni ÎÎ DC Supply olage (Referenced o GND) 0.5 o in ÎÎ DC Inpu olage (Referenced o GND) 0.5 o ou ÎÎ DC Oupu olage (Referenced o GND) 0.5 o I in ÎÎ DC Inpu Curren, per Pin ± 0 ma I ou ÎÎ DC Oupu Curren, per Pin ± 5 ma I CC ÎÎ DC Supply Curren, and GND Pins ± 50 ma P D ÎÎ Power Dissipaion in Sill Air, Plasic DIP 750 mw SOIC Package 500 Î TSSOP Package 50 T sg ÎÎ Sorage Temperaure 65 o + 50 C T L ÎÎ Lead Temperaure, mm from Case for 0 Seconds ÎÎ C Î (Plasic DIP, SOIC or TSSOP Package) 60 Maximum raings are hose values beyond which device damage can occur. Maximum raings applied o he device are individual sress limi values (no normal operaing condiions) and are no valid simulaneously. If hese limis are exceeded, device funcional operaion is no implied, damage may occur and reliabiliy may be affeced. Deraing Plasic DIP: 0 mw/ C from 65 o 5 C SOIC Package: 7 mw/ C from 65 o 5 C TSSOP Package: 6..W/ C from 65 o 5 C For high frequency or heavy load consideraions, see Chaper of he ON Semiconducor High Speed CMOS Daa Book (DL9/D). RECOMMENDED OPERATING CONDITIONS ÎÎ Symbol Parameer Min Max Uni DC Supply olage (Referenced o GND) in, ou DC Inpu olage, Oupu olage (Referenced o GND) 0 T A Operaing Temperaure, All Package Types C r, f ÎÎ Inpu Rise and Fall Time ÎÎ = ns Î (Figure ) = Î CC = ÎÎ DC ELECTRICAL CHARACTERISTICS (olages Referenced o GND) Î SymbolÎÎ Parameer ÎÎ Tes Condiions Guaraneed Limi CC 55 C o 5 C 85 C 5 C Uni IH ÎÎ Minimum High Level Inpu ÎÎ ou = 0. or olage Î ou 0 A IL ÎÎ Maximum Low Level Inpu ÎÎ ou = 0. or olage Î ou 0 A OH ÎÎ Minimum High Level Oupu ÎÎ in = IH or IL olage Î ou 0 A Î in = IH or IL ou. ma ÎÎ Î ou.0 ma Î ou 5. ma This device conains proecion circuiry o guard agains damage due o high saic volages or elecric fields. However, precauions mus be aken o avoid applicaions of any volage higher han maximum raed volages o his high impedance circui. For proper operaion, in and ou should be consrained o he range GND ( in or ou ). Unused inpus mus always be ied o an appropriae logic volage level (e.g., eiher GND or ). Unused oupus mus be lef open
4 OL ÎÎ Maximum Low Level Oupu ÎÎ in = IH or IL ÎÎ Î olage ÎÎ ou 0 A Î in = IH or IL ou. ma ou.0 ma Î ou 5. ma I in Maximum Inpu Leakage ÎÎ ÎÎ in = or GND 6.0 ± 0. ±.0 ±.0 Î A Curren I CC ÎÎ ÎÎ Maximum Quiescen Supply in = or GND Î Curren (per Package) ÎÎ I ou = 0 A 6.0 ÎÎ 0 0 A NOTE: Informaion on ypical parameric values can be found in Chaper of he ON Semiconducor High Speed CMOS Daa Book (DL9/D). AC ELECTRICAL CHARACTERISTICS (C L = 50 pf, Inpu r = f = 6.0 ns) Î Symbol Parameer Guaraneed Limi CC 55 C o 5 C 85 C 5 C Uni PLH, Maximum Propagaion Delay, Inpu A o Oupu Y ns PHL (Figures and ) PLH, Maximum Propagaion Delay, CS o Oupu Y ns PHL (Figures and ) PLH, Maximum Propagaion Delay, CS or CS o Oupu Y ns PHL (Figures and ) TLH, Maximum Oupu Transiion Time, Any Oupu ns THL (Figures and ) C in Maximum Inpu Capaciance pf NOTE: For propagaion delays wih loads oher han 50 pf, and informaion on ypical parameric values, see Chaper of he ON Semiconducor High Speed CMOS Daa Book (DL9/D). 5 C, = 5.0 C PD Power Dissipaion Capaciance (Per Package)* 55 pf * Used o deermine he no load dynamic power consumpion: P D = C PD CC f + I CC. For load consideraions, see Chaper of he ON Semiconducor High Speed CMOS Daa Book (DL9/D).
5 PACKAGE DIMENSIONS PDIP N SUFFIX CASE ISSUE T A 8 9 B NOTES:. DIMENSIONING AND TOLERANCING PER ANSI Y.5M, 98.. CONTROLLING DIMENSION: INCH.. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL.. DIMENSION B DOES NOT INCLUDE MOLD FLASH. 5. ROUNDED CORNERS OPTIONAL. H G F S C K T SEATING PLANE D PL 0.5 (0.00) M T A M J L M INCHES MILLIMETERS DIM MIN MAX MIN MAX A B C D F G 0.00 BSC.5 BSC H BSC.7 BSC J K L M S SOIC D SUFFIX CASE 75B 05 ISSUE J A 9 8 B P 8 PL 0.5 (0.00) M B S NOTES:. DIMENSIONING AND TOLERANCING PER ANSI Y.5M, 98.. CONTROLLING DIMENSION: MILLIMETER.. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.. MAXIMUM MOLD PROTRUSION 0.5 (0.006) PER SIDE. 5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.7 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION. T SEATING PLANE G K C D PL 0.5 (0.00) M T B S A S M R X 5 J F MILLIMETERS INCHES DIM MIN MAX MIN MAX A B C D F G.7 BSC BSC J K M P R
MC74HC595A. 8-Bit Serial-Input/Serial or Parallel-Output Shift Register with Latched 3-State Outputs. High Performance Silicon Gate CMOS
8-Bi Serial-Inpu/Serial or Parallel-Oupu Shif Regiser wih Lached 3-Sae Oupus High Performance Silicon Gae COS The C74HC55A consiss of an 8 bi shif regiser and an 8 bi D ype lach wih hree sae parallel oupus.
MC74HC165A. 8 Bit Serial or Parallel Input/ Serial Output Shift Register. High Performance Silicon Gate CMOS
MC74CA 8 Bi Serial or Parallel Inpu/ Serial Oupu Shif Regiser igh Performance Silicon Gae CMOS The MC74CA is idenical in pinou o he S. The device inpus are compaible wih sandard CMOS oupus; wih pullup
MC74HC244A Octal 3 State Noninverting Buffer/Line Driver/ Line Receiver
Ocal Sae Noninvering uffer/line Driver/ Line Receiver High Performance Silicon Gae COS The C74HC244 is idenical in pinou o he LS244. The device inpus are compaible wih sandard COS oupus; wih pullup resisors,
MC14175BDR2G. Quad Type D Flip Flop
MC475B Quad Type D FlipFlop The MC475B quad ype D flipflop is coruced wih MOS Pchannel and Nchannel enhancemen mode devices in a single monolihic srucure. Each of he four flipflops is posiiveedge riggered
MC74HC573A. Octal 3-State Noninverting Transparent Latch. High Performance Silicon Gate CMOS
Ocal 3-Sae Noninvering Traparen Lach High Performance Silicon Gae COS The C74HC573 is idenical in pinou o he LS573. The devices are compaible wih sandard COS oupus; wih pullup resisors, hey are compaible
MC74HC573A. Octal 3 State Noninverting Transparent Latch. High Performance Silicon Gate CMOS
Ocal 3 Sae Noninvering Transparen Lach High Performance Silicon Gae CMOS The MC74HC573A is idenical in pinou o he LS573. The devices are compaible wih sandard CMOS oupus; wih pullup resisors, hey are compaible
MC74HC74A. Dual D Flip Flop with Set and Reset. High Performance Silicon Gate CMOS
Dual D Flip Flop wih Se and Rese High Performance Silicon Gae CMOS The MC4HC4A is idenical in pinou o he LS4. The device inpus are compaible wih sandard CMOS oupus; wih pullup resisors, hey are compaible
MC14099B. 8 Bit Addressable Latches
MC0B Bi ddressable Laches The MC0B is an bi addressable lach. Daa is enered in serial form when he appropriae lach is addressed (via address pi 0,, ) and wrie disable is in he low sae. For he MC0B he inpu
Quad 2-Input OR Gate High-Performance Silicon-Gate CMOS
TECNICAL DATA Quad 2-Inpu OR ae igh-performance Silicon-ae CMOS The is idenical in pinou o he LS/ALS32. The device inpus are compaible wih sandard CMOS oupus; wih pullup resisors, hey are compaible wih
MC74HC74A. Dual D Flip-Flop with Set and Reset. High Performance Silicon Gate CMOS
Dual D Flip-Flop wih Se and Rese High Performance Silicon Gae CMOS The MC4HC4A is idenical in pinou o he LS4. The device inpus are compaible wih sandard CMOS oupus; wih pullup resisors, hey are compaible
74HC86. Quad 2 Input Exclusive OR Gate. High Performance Silicon Gate CMOS
Quad 2 Input Exclusive OR Gate MARKING DIAGRAMS High Performance Silicon Gate CMOS The is identical in pinout to the LS86. The device inputs are compatible with standard CMOS outputs; with pullup resistors,
74HC74. Dual D Flip Flop with Set and Reset. High Performance Silicon Gate CMOS
Dual D Flip Flop with Set and Reset High Performance Silicon Gate CMOS The 4HC4 is identical in pinout to the LS4. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they
MC14008B. 4 Bit Full Adder
4 Bi Full Adder The MC4008B 4 bi full adder is consruced wih MOS P Channel and N Channel enhancemen mode devices in a single monolihic srucure. This device consiss of four full adders wih fas inernal look
MC14040B. 12-Bit Binary Counter
M4040B 2Bi Binary ouner The M4040B 2sage binary couner is coruced wih MOS Phannel and Nhannel enhancemen mode devices in a single monolihic srucure. This par is designed wih an inpu wave shaping circui
MC74HC138A. 1-of-8 Decoder/ Demultiplexer. High Performance Silicon Gate CMOS
MC74HC38A -of-8 Decoder/ Demultiplexer High Performance Silicon Gate CMOS The MC74HC38A is identical in pinout to the LS38. The device inputs are compatible with standard CMOS outputs; with pullup resistors,
Analog Multiplexer Demultiplexer High-Performance Silicon-Gate CMOS
TECHNICAL DATA IW0B Analog Muliplexer Demuliplexer HighPerformance SiliconGae CMOS The IW0B analog muliplexer/demuliplexer is digially conrolled analog swiches having low ON impedance and very low OFF
MC74HC139A. Dual 1 of 4 Decoder/ Demultiplexer. High Performance Silicon Gate CMOS
MC74HC39A Dual of 4 Decoder/ Demultiplexer High Performance Silicon Gate CMOS The MC74HC39A is identical in pinout to the LS39. The device inputs are compatible with standard CMOS outputs; with pull up
MC74HCT138A. 1 of 8 Decoder/ Demultiplexer with LSTTL Compatible Inputs. High Performance Silicon Gate CMOS
of 8 Decoder/ Demultiplexer with LSTTL Compatible Inputs High Performance Silicon Gate CMOS The MC74HCT38A is identical in pinout to the LS38. The HCT38A may be used as a level converter for interfacing
MC74HC132A. Quad 2 Input NAND Gate with Schmitt Trigger Inputs. High Performance Silicon Gate CMOS
Quad 2 Input NAND Gate with Schmitt Trigger Inputs High Performance Silicon Gate CMOS The is identical in pinout to the LS32. The device inputs are compatible with standard CMOS outputs; with pull up resistors,
74HC of 8 Decoder/ Demultiplexer. High Performance Silicon Gate CMOS
of 8 Decoder/ Demultiplexer High Performance Silicon Gate CMOS The 74HC38 is identical in pinout to the LS38. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are
MC74HC273A. Octal D Flip Flop with Common Clock and Reset. High Performance Silicon Gate CMOS
M74H273A Ocal D Flip Flop wih ommon lock and Rese High Performance Silicon Gae MOS The M74H273A is idenical in pinou o he LS273. The device inpus are compaible wih sandard MOS oupus; wih pullup resisors,
MC14503B. Hex Non-Inverting 3-State Buffer
MC4503B Hex Non-Invering 3-Sae Buffer The MC4503B is a hex noninvering buffer wih 3sae oupus, and a high curren source and sink capabiliy. The 3sae oupus make i useful in common bussing applicaio. Two
MC14015B. Dual 4 Bit Static Shift Register
M0B Dual Bi Saic Shif egiser The M0B dual bi saic shif regiser is coruced wih MOS Phannel and Nhannel enhancemen mode devices in a single monolihic srucure. I coiss of wo idenical, independen sae serialinpu/paralleloupu
MC74HC244A Octal 3 State Noninverting Buffer/Line Driver/ Line Receiver
Octal 3 State Noninverting Buffer/Line Driver/ Line Receiver High Performance Silicon Gate CMOS The MC74HC244A is identical in pinout to the LS244. The device inputs are compatible with standard CMOS outputs;
MC14175BFELG. Quad Type D Flip Flop
MC475B Quad Type D FlipFlop The MC475B quad ype D flipflop is coruced wih MOS Pchannel and Nchannel enhancemen mode devices in a single monolihic srucure. Each of he four flipflops is posiiveedge riggered
MC14008B. 4-Bit Full Adder
4-Bi Full Adder The MC4008B 4 bi full adder is consruced wih MOS P Channel and N Channel enhancemen mode devices in a single monolihic srucure. This device consiss of four full adders wih fas inernal look
MC74HC08A. Quad 2 Input AND Gate High Performance Silicon Gate CMOS
Quad 2 Input AND Gate igh Performance Silicon Gate CMOS The MC74C08A is identical in pinout to the S08. The device inputs are compatible with Standard CMOS outputs; with pullup resistors, they are compatible
MC14060B. 14 Bit Binary Counter and Oscillator
4Bit Binary Counter and Oscillator The MC4060B is a 4stage binary ripple counter with an onchip oscillator buffer. The oscillator configuration allows design of either RC or crystal oscillator circuits.
MC74AC132, MC74ACT132. Quad 2 Input NAND Schmitt Trigger
MC32, MC32 Quad 2 Input NAND Schmitt Trigger The MC/32 contains four 2 input NAND gates which are capable of transforming slowly changing input signals into sharply defined, jitter free output signals.
PIN ASSIGNMENT LOGI DIAGRAM LOK a RESET a a 2 a LOK b RESET b b LOK, 3 BINARY OUNTER 3, 4, 0 5, 9 6, a 4 a b 3 b RESET
Dual 4 Sage Binary Ripple ouner High Performance Silicon Gae MOS The M74H393A is idenical in pinou o he LS393. The device inpus are compaible wih sandard MOS oupus; wih pullup resisors, hey are compaible
MC74VHC1GT125. Noninverting Buffer / CMOS Logic Level Shifter with LSTTL Compatible Inputs
C74CGT Noninvering Buffer / COS ogic evel Shifer wih STT Compaible Inpus The C74CGT is a single gae noninvering buffer fabricaed wih silicon gae COS echnology. I achieves high speed operaion similar o
MC74HC573A. Octal 3-State Noninverting Transparent Latch. High Performance Silicon Gate CMOS
Ocal 3-Sae Noninvering Transparen Lach High Performance Silicon Gae CMOS The MC74HC573 is idenical in pinou o he LS573. The devices are compaible wih sandard CMOS oupus; wih pullup resisors, hey are compaible
MC74HC00A. Quad 2 Input NAND Gate. High Performance Silicon Gate CMOS
MC74C00A Quad 2 Input NAND Gate igh Performance Silicon Gate CMOS The MC74C00A is identical in pinout to the S00. The device inputs are compatible with Standard CMOS outputs; with pullup resistors, they
MC14174B/D. Hex Type D Flip-Flop
MC474B Hex Type D Flip-Flop The MC474B hex ype D flipflop is coruced wih MOS Pchannel and Nchannel enhancemen mode devices in a single monolihic srucure. Daa on he D inpus which mees he seup ime requiremens
74HC74. Dual D Flip Flop with Set and Reset. High Performance Silicon Gate CMOS
Dual D Flip Flop with Set and Reset High Performance Silicon Gate CMOS The 74HC74 is identical in pinout to the LS74. The device inputs are compatible with standard CMOS outputs; with pullup resistors,
MC14029B. Binary/Decade Up/Down Counter
MC4029B Binary/Decade Up/Down Couner The MC4029B Binary/Decade up/down couner is coruced wih MOS P channel and N channel enhancemen mode devices in a single monolihic srucure. The couner coiss of ype D
MC14043B, MC14044B CMOS MSI. Quad R S Latches
MC44B, MC444B CMOS MSI Quad RS Laches The MC44B and MC444B quad RS laches are coruced wih MOS PChannel and NChannel enhancemen mode devices in a single monolihic srucure. Each lach has an independen Q
74HC244 Octal 3 State Noninverting Buffer/Line Driver/ Line Receiver
Octal 3 State Noninverting Buffer/Line Driver/ Line Receiver High Performance Silicon Gate CMOS The is identical in pinout to the LS244. The device inputs are compatible with standard CMOS outputs; with
MC74VHC132. Quad 2 Input NAND Schmitt Trigger
MC74HC32 Quad 2 Input NAND Schmitt Trigger The MC74HC32 is an advanced high speed CMOS Schmitt NAND trigger fabricated with silicon gate CMOS technology. It achieves high speed operation similar to equivalent
MC74AC74, MC74ACT74. Dual D Type Positive Edge Triggered Flip Flop
Dual D Type Positive Edge Triggered Flip Flop The MC74/T74 is a dual D type flip flop with Asynchronous Clear and Set inputs and complementary (Q,Q) outputs. Information at the input is traferred to the
MC74VHC244. Octal Bus Buffer
Ocal Bus Buffer The MC74HC244 is an advanced high speed CMOS ocal bus buffer fabricaed wih silicon gae CMOS echnology. The MC74HC244 is a noninvering 3 sae buffer, and has wo acive low oupu enables. This
MC74HC393A. Dual 4-Stage Binary Ripple Counter. High Performance Silicon Gate CMOS
Dual 4-Sage Binary Ripple ouner High Performance Silicon Gae MOS The M74H393A is idenical in pinou o he LS393. The device inpus are compaible wih sandard MOS oupus; wih pullup resisors, hey are compaible
PI74STX1G126. SOTiny Gate STX Buffer with 3-State Output. Features. Descriptio n. Block Diagram. Pin Configuration
PI74STXG6 4567890456789045678904567890456789045678904567890456789045678904567890456789045678904567890 4567890456789045678904567890456789045678904567890456789045678904567890456789045678904567890 SOTiny
SN74LS151D LOW POWER SCHOTTKY
The TTL/MSI SN74LS5 is a high speed 8-input Digital Multiplexer. It provides, in one package, the ability to select one bit of data from up to eight sources. The LS5 can be used as a universal function
MC10ELT22, MC100ELT V Dual TTL to Differential PECL Translator
5.0 V Dual TTL to Differential PECL Translator The MC0ELT/00ELT22 is a dual TTL to differential PECL translator. Because PECL (Positive ECL) levels are used only +5 V and ground are required. The small
MC74HCT573A/D. Octal 3-State Noninverting Transparent Latch with LSTTL Compatible Inputs. High Performance Silicon Gate CMOS
Octal 3-State Noninverting Transparent Latch with LSTTL Compatible Inputs High Performance Silicon Gate CMOS The MC74HCT573A is identical in pinout to the LS573. This device may be used as a level converter
Disribued by: www.jameco.com -800-83-44 The conen and copyrighs of he aached maerial are he propery of is owner. Preferred Device Schoky Barrier Diodes These Schoky barrier diodes are designed for high
MC14043B, MC14044B CMOS MSI. Quad R S Latches
MC44B, MC444B CMOS MSI Quad RS Laches The MC44B and MC444B quad RS laches are coruced wih MOS PChannel and NChannel enhancemen mode devices in a single monolihic srucure. Each lach has an independen Q
SOTiny Gate STX. Input. Descriptio n. Features. Block Diagram. Pin Configuration. Recommended Operating Conditions (1) Pin Description.
PI74STXG08 4567890456789045678904567890456789045678904567890456789045678904567890456789045678904567890 4567890456789045678904567890456789045678904567890456789045678904567890456789045678904567890 - Feaures
MC74AC132, MC74ACT132. Quad 2 Input NAND Schmitt Trigger
MC74AC32, MC74ACT32 Quad 2 Input NAND Schmitt Trigger The MC74AC/74ACT32 contains four 2 input NAND gates which are capable of transforming slowly changing input signals into sharply defined, jitter free
MC74HC244A. Octal 3-State Noninverting Buffer/Line Driver/ Line Receiver. High Performance Silicon Gate CMOS
Octal 3-State Noninverting Buffer/Line Driver/ Line Receiver High Performance Silicon Gate CMOS The MC74HC244A is identical in pinout to the LS244. The device inputs are compatible with standard CMOS outputs;
74HCT245. Octal 3-State Noninverting Bus Transceiver with LSTTL-Compatible Inputs. High-Performance Silicon-Gate CMOS
Octal 3-State Noninverting Bus Transceiver with LSTTL-Compatible Inputs High-Performance Silicon-Gate CMOS The 74HCT245 is identical in pinout to LS245. The device has TTL-Compatible Inputs. The HCT245
MC14007UBF. MARKING DIAGRAMS. MAXIMUM RATINGS (Voltages Referenced to V SS ) (Note 2.) ORDERING INFORMATION
The MC007UB muli purpose device consiss of hree N channel and hree P channel enhancemen mode devices packaged o provide access o each device. These versaile pars are useful in inverer circuis, pulse shapers,
MC74AC74, MC74ACT74. Dual D Type Positive Edge Triggered Flip Flop
Dual D Type Positive Edge Triggered Flip Flop The MC74AC74/74ACT74 is a dual D type flip flop with Asynchronous Clear and Set inputs and complementary (Q,Q) outputs. Information at the input is traferred
MC74AC00, MC74ACT00. Quad 2 Input NAND Gate. High Performance Silicon Gate CMOS
Quad 2Input NAND Gate ighperformance SiliconGate CMOS Features Output Drive Capability: 24 ma Operating oltage Range: 2 to 6 AC00; to ACT00 ow Input Current:.0 A igh Noise Immunity Characteristic of CMOS
74HC245. Octal 3 State Noninverting Bus Transceiver. High Performance Silicon Gate CMOS
Octal 3 State Noninverting Bus Traceiver High Performance Silicon Gate CMOS The 74HC245 is identical in pinout to the LS245. The device inputs are compatible with standard CMOS outputs; with pull up resistors,
MC74HCT373A/D. Octal 3-State Noninverting Transparent Latch with LSTTL-Compatible Inputs. High Performance Silicon Gate CMOS
Ocal -Sae Noninvering Traparen Lach wih LSTTL-Compaible Inpus High Performance Silicon Gae CMOS The MC7HCT7A may be used as a level converer for inerfacing TTL or NMOS oupus o High Speed CMOS inpus. The
HV513 8-Channel Serial to Parallel Converter with High Voltage Push-Pull Outputs, POL, Hi-Z, and Short Circuit Detect
H513 8-Channel Serial o Parallel Converer wih High olage Push-Pull s, POL, Hi-Z, and Shor Circui Deec Feaures HCMOS echnology Operaing oupu volage of 250 Low power level shifing from 5 o 250 Shif regiser
MC14027B. MARKING DIAGRAMS. MAXIMUM RATINGS (Voltages Referenced to V SS ) (Note 2.) ORDERING INFORMATION PDIP 16 P SUFFIX CASE 648
The MC14027B dual J K flip flop has independen J, K, Clock (C), Se (S) and Rese (R) inpus for each flip flop. These devices may be used in conrol, regiser, or oggle funcions. Diode Proecion on All Inpus
MC74AC138, MC74ACT of 8 Decoder/Demultiplexer
1 of 8 Decoder/Demultiplexer The MC74AC138/74ACT138 is a high speed 1 of 8 decoder/demultiplexer. This device is ideally suited for high speed bipolar memory chip select address decoding. The multiple
SN74LS153D 74LS153 LOW POWER SCHOTTKY
74LS153 The LSTTL/MSI SN74LS153 is a very high speed Dual 4-Input Multiplexer with common select inputs and individual enable inputs for each section. It can select two bits of data from four sources.
MC14049B, MC14050B. Hex Buffer
MC404B, MC4050B Hex Buffer The MC404B Hex Inverter/Buffer and MC4050B Noninverting Hex Buffer are constructed with MOS PChannel and NChannel enhancement mode devices in a single monolithic structure. These
MC74VHC14. Hex Schmitt Inverter
MC74HC4 Hex Schmitt Inverter The MC74HC4 is an advanced high speed CMOS Schmitt inverter fabricated with silicon gate CMOS technology. It achieves high speed operation similar to equivalent Bipolar Schottky
SOTiny TM LVDS High-Speed Differential Line Receiver. Features. Description. Applications. Pinout. Logic Diagram. Function Table
67890678906789067890678906789067890678906789067890678906789067890 SOTiny TM LVDS High-Speed Differenial Line Receiver Feaures Mees or Exceeds he Requiremens of NSI TI/EI-6-99 Sandard Signaling raes up
MC14584B. Hex Schmitt Trigger
MC4584B Hex Schmitt Trigger The MC4584B Hex Schmitt Trigger is constructed with MOS Pchannel and Nchannel enhancement mode devices in a single monolithic structure. These devices find primary use where
1-OF-8 DECODER/DEMULTIPLEXER High-Speed Silicon-Gate CMOS
1-OF-8 DECODER/DEMULTIPLEXER High-Speed Silicon-Gate CMOS The IN74AC138 is identical in pinout to the LS/ALS138, HC/HCT138. The device inputs are compatible with standard CMOS outputs; with pullup resistors,
MC74AC259, MC74ACT Bit Addressable Latch
8 Bit Addressable Latch The MC74AC259/74ACT259 is a high speed 8 bit addressable latch designed for general purpose storage applicatio in digital systems. It is a multifunctional device capable of storing
MC74LV594A. 8-Bit Shift Register with Output Register
8-Bit Shift Register with Output Register The MC74LV594A is an 8 bit shift register designed for 2 V to 6.0 V V CC operation. The device contain an 8 bit serial in, parallel out shift register that feeds
MM74HC151 8-Channel Digital Multiplexer
8-Channel Digital Multiplexer General Description The MM74HC151 high speed Digital multiplexer utilizes advanced silicon-gate CMOS technology. Along with the high noise immunity and low power dissipation
MC14174B/D. Hex Type D Flip Flop
7B Hex Type D FlipFlop The 7B hex ype D flipflop is coruced wih OS Pchannel and Nchannel enhancemen mode devices in a single monolihic srucure. Daa on he D inpus which mees he seup ime requireme is raferred
MC14049B, MC14050B. Hex Buffer
MC4049B, MC4050B Hex Buffer The MC4049B Hex Inverter/Buffer and MC4050B Noninverting Hex Buffer are constructed with MOS PChannel and NChannel enhancement mode devices in a single monolithic structure.
MM74HC157 Quad 2-Input Multiplexer
Quad 2-Input Multiplexer General Description The MM74HC157 high speed Quad 2-to-1 Line data selector/multiplexers utilizes advanced silicon-gate CMOS technology. It possesses the high noise immunity and
1-OF-8 DECODER/DEMULTIPLEXER High-Speed Silicon-Gate CMOS
1-OF-8 DECODER/DEMULTIPLEXER High-Speed Silicon-Gate CMOS The IN74ACT138 is identical in pinout to the LS/ALS138, HC/HCT138. The IN74ACT138 may be used as a level converter for interfacing TTL or NMOS
BCD-TO-DECIMAL DECODER HIGH-VOLTAGE SILICON-GATE CMOS IW4028B TECHNICAL DATA
TECHNICAL DATA BCD-TO-DECIMAL DECODER HIGH-OLTAGE SILICON-GATE CMOS IW4028B The IW4028B types are BCD-to-decimal or binary-tooctal decoders consisting of buffering on all 4 inputs, decoding-logic gates,
MC74AC109, MC74ACT109. Dual JK Positive Edge Triggered Flip Flop
MC9, MC9 Dual JK Positive EdgeTriggered FlipFlop The MC9/9 coists of two highspeed completely independent traition clocked JK flipflops. The clocking operation is independent of rise and fall times of
MC74VHC257. Quad 2-Channel Multiplexer with 3-State Outputs
MC74HC257 Quad 2-Channel Muliplexer wih 3-ae Oupus The MC74HC257 is an advanced high speed CMO quad 2 channel muliplexer fabricaed wih silicon gae CMO echnology. I achieves high speed operaion similar
MC14027B. Dual J K Flip Flop
M4027B Dual Flip Flop The M4027B dual flip flop has independen,, lock (), Se (S) and Rese (R) inpus for each flip flop. These devices may be used in conrol, regiser, or oggle funcio. Feaures Diode Proecion
MC14521B. 24 Stage Frequency Divider
24Stage Frequency Divider The coists of a chain of 24 flipflops with an input circuit that allows three modes of operation. The input will function as a crystal oscillator, an C oscillator, or as an input
MC14020B. 14 Bit Binary Counter
M4020B 4Bi Binary ouner The M4020B 4sage binary couner is coruced wih MOS Phannel and Nhannel enhancemen mode devices in a single monolihic srucure. This par is designed wih an inpu wave shaping circui
MC74HC86A. Quad 2 Input Exclusive OR Gate. High Performance Silicon Gate CMOS
Quad 2 Input Exclusive OR Gate High Performance Silicon Gate CMOS The MC4HC86A is identical in pinout to the S86. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they
NE522 High Speed Dual Differential Comparator/Sense Amp
HighSpeed DualDifferential Comparator/Sense Amp Features 5 ns Maximum Guaranteed Propagation Delay 0 A Maximum Input Bias Current TTL-Compatible Strobes and Outputs Large Common-Mode Input oltage Range
MC14042B. MARKING DIAGRAMS. MAXIMUM RATINGS (Voltages Referenced to V SS ) (Note 2.) ORDERING INFORMATION PDIP 16 P SUFFIX CASE 648
The MC14042B Quad Traparen Lach is coruced wih MOS P channel and N channel enhancemen mode devices in a single monolihic srucure. Each lach has a separae daa inpu, bu all four laches share a common clock.
MM74HC154 4-to-16 Line Decoder
4-to-16 Line Decoder General Description The MM74HC154 decoder utilizes advanced silicon-gate CMOS technology, and is well suited to memory address decoding or data routing applications. It possesses high
MM74HC138 3-to-8 Line Decoder
3-to-8 Line Decoder General Description The MM74HC138 decoder utilizes advanced silicon-gate CMOS technology and is well suited to memory address decoding or data routing applications. The circuit features
MM74HCT138 3-to-8 Line Decoder
3-to-8 Line Decoder General Description The MM74HCT138 decoder utilizes advanced silicon-gate CMOS technology, and are well suited to memory address decoding or data routing applications. Both circuits
74LS195 SN74LS195AD LOW POWER SCHOTTKY
The SN74LS95A is a high speed 4-Bit Shift Register offering typical shift frequencies of 39 MHz. It is useful for a wide variety of register and counting applications. It utilizes the Schottky diode clamped
MM74HC175 Quad D-Type Flip-Flop With Clear
Quad D-Type Flip-Flop With Clear General Description The MM74HC175 high speed D-type flip-flop with complementary outputs utilizes advanced silicon-gate CMOS technology to achieve the high noise immunity
MC74VHC245. Octal Bus Buffer/Line Driver
MC74HC245 Octal Bus Buffer/Line Driver The MC74HC245 is an advanced high speed CMOS octal bus transceiver fabricated with silicon gate CMOS technology. It achieves high speed operation similar to equivalent
FST Bit Bus Switch
FST32 4-Bit Bus Switch The ON Semiconductor FST32 is a quad, high performance switch. The device is CMOS TTL compatible when operating between 4 and. Volts. The device exhibits extremely low R ON and adds
MC74LCX74. Low-Voltage CMOS Dual D-Type Flip-Flop. With 5 V Tolerant Inputs
Low-oltage CMOS Dual D-Type Flip-Flop With 5 Tolerant Inputs The MC74LCX74 is a high performance, dual D type flip flop with asynchronous clear and set inputs and complementary (O, O) outputs. It operates
74FST Bit Bus Switch
4FST32 4 Bit Bus Switch The ON Semiconductor 4FST32 is a quad, high performance switch. The device is CMOS TTL compatible when operating between 4 and. Volts. The device exhibits extremely low R ON and
High Performance Silicon Gate CMOS
High Performance Silicon Gae MOS The M7H7A is idenical in pinou o he LS7. The device inpus are compaible wih sandard MOS oupus; wih pull up resisors, hey are compaible wih LSTTL oupus. This device coiss
MC74HC4094A. 8-Bit Shift and Store Register. High Performance Silicon Gate CMOS
8-Bit Shift and Store Register High Performance Silicon Gate CMOS The MC74HC4094A is a high speed CMOS 8 bit serial shift and storage register. This device consists of an 8 bit shift register and latch
MM74HC00 Quad 2-Input NAND Gate
MM74HC00 Quad 2-Input NAND Gate General Description The MM74HC00 NAND gates utilize advanced silicon-gate CMOS technology to achieve operating speeds similar to LS-TTL gates with the low power consumption
MM74HC32 Quad 2-Input OR Gate
Quad 2-Input OR Gate General Description The MM74HC32 OR gates utilize advanced silicon-gate CMOS technology to achieve operating speeds similar to LS-TTL gates with the low power consumption of standard
PI5A3157. SOTINY TM Low Voltage SPDT Analog Switch 2:1 Mux/Demux Bus Switch. Features. Descriptio n. Applications. Connection Diagram Pin Description
PI53157 OINY M Low Volage PD nalog wich 2:1 Mux/Demux Bus wich Feaures CMO echnology for Bus and nalog pplicaions Low ON Resisance: 8-ohms a 3.0V Wide Range: 1.65V o 5.5V Rail-o-Rail ignal Range Conrol
74FST Bit, 4 Port Bus Exchange Switch
4 Bit, 4 Port Bus Exchange Switch The ON Semiconductor 74FST3400 is a 4 bit, 4 port bus exchange switch. The device is CMOS TTL compatible when operating between 4.0 and 5.5 Volts. The device exhibits
MM74HC08 Quad 2-Input AND Gate
Quad 2-Input AND Gate General Description The MM74HC08 AND gates utilize advanced silicon-gate CMOS technology to achieve operating speeds similar to LS-TTL gates with the low power consumption of standard
MM74HC139 Dual 2-To-4 Line Decoder
MM74HC139 Dual 2-To-4 Line Decoder General Description The MM74HC139 decoder utilizes advanced silicon-gate CMOS technology, and is well suited to memory address decoding or data routing applications.
MM74HC4020 MM74HC Stage Binary Counter 12-Stage Binary Counter
February 1984 Revised February 1999 MM74HC4020 MM74HC4040 14-Stage Binary Counter 12-Stage Binary Counter General Description The MM74HC4020, MM74HC4040, are high speed binary ripple carry counters. These