PI5A3157. SOTINY TM Low Voltage SPDT Analog Switch 2:1 Mux/Demux Bus Switch. Features. Descriptio n. Applications. Connection Diagram Pin Description
|
|
|
- Nancy Lane
- 5 years ago
- Views:
Transcription
1 PI53157 OINY M Low Volage PD nalog wich 2:1 Mux/Demux Bus wich Feaures CMO echnology for Bus and nalog pplicaions Low ON Resisance: 8-ohms a 3.0V Wide Range: 1.65V o 5.5V Rail-o-Rail ignal Range Conrol Inpu Overvolage olerance: 5.5V min. Fas ransiion peed: 5.2ns max. a 5V High Off Isolaion: 57dB a 10MHz 54dB (10MHz) Crossalk Rejecion Reduces ignal Disorion Break-Before-Make wiching High Bandwidh: 250 MHz Exended Indusrial emperaure Range: 40 C o 85 C Improved Direc Replacemen for NC7B3157 Packaging (Pb-free & Green available): - 6-pin DFN (Z) - 6-pin C70 (C) pplicaions Cell Phones PDs Porable Insrumenaion Baery Powered Communicaions Compuer Peripherals Descripion he PI53157 is a high-bandwidh, fas single-pole double-hrow (PD) CMO swich. I can be used as an analog swich or as a low-delay bus swich. pecified over a wide operaing power supply volage range, 1.65V o 5.5V, he PI53157 has a maximum ON resisance of 12-ohms a 1.65V, 9-ohms a 2.3V & 6-ohms a 4.5V. Break-before-make swiching prevens boh swiches being enabled simulaneously. his eliminaes signal disrupion during swiching. he conrol inpu,, oleraes inpu drive signals up o 5.5V, independen of supply volage. PI53157 is an improved direc replacemen for he NC7B3157. Connecion Diagram Pin Descripion Pin Number Name Descripio n B B1 Daa Por 2 Ground 3 B 0 Daa Por (Normally Closed) Common Oupu/Daa Por 5 Posiive Power upply B Conrol Funcion able Inpu () Funcio n 0 B 0 Conneced o 1 B 1 Conneced o 1
2 PI53157 OINY M Low Volage PD nalog wich 2:1 Mux/Demux Bus wich bsolue Maximum Raings (1) upply Volage V o +7V DC wich Volage (V ) (2) V o +0.5V DC Inpu Volage (V IN ) (2) V o +7.0V DC Oupu Curren (V OU )...128m DC or Ground Curren (I CC /I )...±100m orage emperaure Range ( G ) C o +150 C Juncion emperaure under Bias ( J ) C Juncion Lead emperaure ( L ) (oldering, 10 seconds) C Power Dissipaion (P D +85 C mW Recommended Operaing Condiions (3) upply Volage Operaing ( ) V o 5.5V Conrol Inpu Volage (V IN ) V o wich Inpu Volage (V IN ) V o Oupu Volage (V OU ) V o Operaing emperaure ( ) C o +85 C Inpu Rise and Fall ime ( r, f ) Conrol Inpu = 2.3V - 3.6V ns/V o 10ns/V Conrol Inpu = 4.5V - 5.5V ns/V o 5ns/V hermal Resisance (θ J ) C/W Noes 1. bsolue Maximum Raings may cause permanen damage o he device. his is a sress only raing and operaion of he device a hese or any oher condiions beyond hose indicaed in he operaional secions of his specificaion is no implied. 2. he inpu and oupu negaive volage raings may be exceeded if he inu and oupu diode curren raings are observed. 3. Conrol inpu mus be held HIGH or LOW; i mus no floa. DC Elecrical Characerisics (Over he Operaing emperaure range, = 40 C o 85 C) Parameer Descripio n es Condiion s upply Volag e emp (ºC) Min. yp Max. V IR nalog Inpu V = 25 C & ignal Range CC 40 C o 85 C 0 I O = 30m, VIN 4 6 I O = 30m, VIN = 2.4V 4.5V 5 8 I O = 30m, VIN = 4.5V 8 13 I O = 30m, VIN 6 4.5V = 40 C I O = 30m, VIN = 2.4V 8 o 85 C I O = 30m, VIN = 4.5V 13 I O = 24m, VIN V I O = 24m, VIN = 3.0V ON I (4) O = 24m, VIN R esisance 3.0V = 40 C 8 I O = 24m, VIN = 3.0V o 85 C 19 I O = 8m, VIN V I O = 8m, VIN = 2.3V I O = 30m, VIN 2.3V = 40 C 9 I O = 30m, VIN = 2.4V o 85 C 24 I O = 4m, VIN V I O = 4m, VIN = 1.65V I O = 4m, VIN 1.65V = 40 C 12 I O = 4m, VIN = 1.65V o 85 C 39 Unis V Ω 2
3 PI53157 OINY M Low Volage PD nalog wich 2:1 Mux/Demux Bus wich DC Elecrical Characerisics (Over he Operaing emperaure range, = 40 C o 85 C) (coninued) Parameer F V IH V IL IOFF Descripio n ON Resisance Mach Beween C hannels (4,5,6) ON Resisance F laness (4,5,7) Inpu High Volage Inpu Low Volage Inpu Leakage Curren OFF ae Leakage Curren es Condiion s upplyvolag e emp (ºC) Min. I = 30m, VB n = 3.15V 4.5V 0.15 I = 24m, VBn = 2.1V 3.0V 0. 2 I = 8m, VBn = 1.6V 2.3V 0. 3 I = 4m, VBn = 1.15V 1.65V 0. 3 I = 30m, 0 V Bn I = 24m, 0 V Bn I 8m, 0 I 4m, 0 = V Bn = V Bn High Level Low Level 5.0V 0 V IN 5. 5V o 5.5V 0 V IN 5.5V = 1.65V o 5.5V 3.3V V V 90 = 1.65V o 1.95V 0.75VCC & 40 C = 2.3V o 5.5V o 85 C 0.7VCC yp Max. = 1.65V o 1.95V 0.25VCC = 2.3V o 5.5V 0.25VCC = 25 C ±0. 1 = 40 C o 85 C 6 ±1.0 = 25 C ±0. 1 = 40 C o 85 C ±10 Unis Ω Ω V V µ I CC Quiescen upply Curren ll channels ON or OFF, V IN = VC C or, IOU = 0 = 5.5V = 25 C 1 = 40 C o 85 C 10 Noes: 4. Measured by volage drop beween and B pins a he indicaed curren hrough he device. ON resisance is deermined by he lower of he volages on wo pors ( or B). 5. Parameer is characerized bu no esed in producion. 6. D = max min. measured a idenical, emperaure and volage levels. 7. Flaness is defined as difference beween maximum and minimum value of ON resisance over he specified range of condiions. 8. Guaraneed by design. Capaciance (12) Parameer C C C IN IO-B IO-ON Descripio n Conrol Inpu es Condiion s upply Volag e emp (ºC) Min. For B Por, wich OFF = 5.0V 6.5 f = 1 MHz(12) For Por, wich ON yp Max. 2.3 Unis pf 3
4 PI53157 OINY M Low Volage PD nalog wich 2:1 Mux/Demux Bus wich wich and C Characerisics Parameer PLH PHL PZL PZH PZL PZH PLZ PHZ PLZ PHZ BM Q OIRR X L K f3db Descripio n Propagaion Delay: o Bn Oupu Enable urn ON ime: o Bn OUPU ENBLE URN ON IME: O BN Oupu Disable urn OFF ime: o Bn Oupu Disable urn OFF ime: o Bn Break Befor e Make ime Charge Injecion Off Isolaio n Crossalk Isolaion 3dB Bandwidh es Condiion s ee es circui diagrams 1 and 2. O pen (10) V I ee es circui diagrams 1 & 2. V I = 2VCC for 0V for V I = PZH ee es circui diagrams 1 and 2. V I = 2VCC for 0V for V I = PZH ee es circui diagrams 1 and 2. V I = 2VCC for 0V for V I = PZH ee es circui diagrams 1 and 2. V I = 2VCC for 0V for V I = PZH ee es circui d iagram 9. (9) P ZL, P ZL, P ZL, P ZL, C L = 0.1nF, VG EN, R GEN 0. ee es = Ω circui 4. R L = V E R GEN = 0Ω. ee es circui 5., G N, (11) ee ee es circui 6. es circui 9 upply Volage emp (ºC) Min. = 2.3V o 2.7V 1.2 = 3.0V o 3.6V = 25 C & 40 o 85 C 0. 8 = 4.5V o 5.5V 0. 3 = 1.65V o 1.95V yp Max = 2.3V o 2.7V = 3.0V o 3.6V = 4.5V o 5.5V = 2.5V 24 = 3.3V = 25 C & 14 = 3.0V o 3.6V 40 o 85 C 7. 6 = 4.5V o 5.5V 5. 7 = 1.65V o 1.95V = 2.3V o 2.7V 2 7 = 3.0V o 3.6V = 4.5V o 5.5V = 2.5V 13 = 3.3V = 40 o 7. 5 = 3.0V o 3.6V 85 C 5. 3 = 4.5V o 5.5V 3. 8 = 2.5V 0.5 = 3.3V = 25 C & 0. 5 = 3.0V o 3.6V 40 o 85 C 0. 5 = 4.5V o 5.5V 0. 5 = 5.0V 7 = 3.3V 3 = 1.65V o 5.5V 57 = 1.65V o 5.5V 54 Unis = 1.65V o 5.5V 250 MHz Noes: 9. Guaraneed by design. 10. Guaraneed by design bu no producion esed. he device conribues no oher propagaion delay oher han he RC delay of he swich ON resisance and he 50pF load capaciance, whne driven by an ideal volage source wih zero oupu impedance. 11. Off Isolaion = 20 Log 10 [ V / V Bn ] and is measured in db. 12. = 25 C, f = 1MHz. Capaciance is characerized bu no esed in producion. ns pc db 4
5 PI53157 OINY M Low Volage PD nalog wich 2:1 Mux/Demux Bus wich es Circuis and iming Diagrams From Oupu Under es CL 10pF 100Ω Noes: Inpu driven by 50W source erminaed in. CL includes load and sray capaciance. Inpu PRR = 1.0 MHz; w = 500ns. Figure 1. C es Circui r = 2.5ns WICH INPU OUPU r = 2.5ns 90% 90% CONROL 90% 90% INPU 50% 50% 10% 10% 50% 50% 10% 10% W PLH PHL 50% 50% V OH V OL r = 2.5ns OUPU OUPU PZL PZH 50% 50% r = 2.5ns PLZ V OL +0.3V V OL PHZ V OH V RI V OH 0.3V V RI Figure 2. C Waveforms V IN B 0 B 1 V OU Inpu RL C L V OU 0.9 x V OU Inpu D Figure 3. Break Before Make Inerval iming 5
6 PI53157 OINY M Low Volage PD nalog wich 2:1 Mux/Demux Bus wich V GE R GEN R L 1MΩ V OU Inpu OFF ON OFF C L 100pF V OU Inpu Q = ( V OU )(C L ) Figure 4. Charge Injecion es Inpu 0V or B IH ignal Generaor 0dBm B 0 B 1 nalyzer nalyzer Figure 5. Off Isolaion Figure 6. Crossalk Capaciance Meer Inpu 0V or B IH Capaciance Meer f = 1 MHz Inpu 0V or B IH f = 1 MHz Figure 7. Channel Off Capaciance Figure 8. Channel On Capaciance 6
7 PI53157 OINY M Low Volage PD nalog wich 2:1 Mux/Demux Bus wich ignal Generaor 0dBm Inpu 0V or Figure 9. Bandwidh Packaging Mechanical: 6-Pin C70 (C)
8 PI53157 OINY M Low Volage PD nalog wich 2:1 Mux/Demux Bus wich Packaging Mechanical: 6-Pin DFN (Z) 0.1 x 45 CHMFER 0.80 MX Pin ± ± 0.05 (6x) yp MX 1.50 ± ± 0.10 (6x) Boom View ide Views op View Ordering Informaion Ordering Code Package Code Package Descripion op Marking PI53157CX C 6-pin C70 ZM PI53157CEX C Pb-free & Green 6-pin C70 ZM PI53157ZEX Z Pb-free & Green 6-conac DFN ZM Noes: 1. hermal characerisics can be found on he company web sie a 2. X = ape and reel Pericom emiconducor Corporaion
PI5A3158. SOTINY TM Low Voltage Dual SPDT An a log Switch 2:1 Mux/DeMux Bus Switch. Features. Description. Connection Diagram.
PI53158 OINY M Low Voltage Dual PD n a log witch Features CMO echnology for Bus and nalog pplications Low On-Resistance: 8Ω at 3.0V Wide Range: 1.65V to 5.5V Rail-to-Rail ignal Range Control Input Overvoltage
PI74STX1G126. SOTiny Gate STX Buffer with 3-State Output. Features. Descriptio n. Block Diagram. Pin Configuration
PI74STXG6 4567890456789045678904567890456789045678904567890456789045678904567890456789045678904567890 4567890456789045678904567890456789045678904567890456789045678904567890456789045678904567890 SOTiny
SOTiny TM LVDS High-Speed Differential Line Receiver. Features. Description. Applications. Pinout. Logic Diagram. Function Table
67890678906789067890678906789067890678906789067890678906789067890 SOTiny TM LVDS High-Speed Differenial Line Receiver Feaures Mees or Exceeds he Requiremens of NSI TI/EI-6-99 Sandard Signaling raes up
SOTiny Gate STX. Input. Descriptio n. Features. Block Diagram. Pin Configuration. Recommended Operating Conditions (1) Pin Description.
PI74STXG08 4567890456789045678904567890456789045678904567890456789045678904567890456789045678904567890 4567890456789045678904567890456789045678904567890456789045678904567890456789045678904567890 - Feaures
Analog Multiplexer Demultiplexer High-Performance Silicon-Gate CMOS
TECHNICAL DATA IW0B Analog Muliplexer Demuliplexer HighPerformance SiliconGae CMOS The IW0B analog muliplexer/demuliplexer is digially conrolled analog swiches having low ON impedance and very low OFF
A product Line of Diodes Incorporated. Description
product Line of PI53157 OTiny TM Low Voltage Dual PDT nalog witch 2:1 Mux/DeMux Bus witch Features CMO Technology for Bus and nalog pplications Low On-Resistance: 8Ω at 3.0V Wide Range: 1.65V to 5.5V Rail-to-Rail
MC74HC138A. 1 of 8 Decoder/ Demultiplexer. High Performance Silicon Gate CMOS
of 8 Decoder/ Demuliplexer High Performance Silicon Gae CMOS The is idenical in pinou o he LS8. The device inpus are compaible wih sandard CMOS oupus; wih pullup resisors, hey are compaible wih LSTTL oupus.
PI3B
234789023478902347890223478902347890234789022347890234789023478902234789023478902347890223478902 Feaures Near-Zero propagaio delay -ohm swiches coec ipus o oupus Fas Swichig Speed - 4s max Permis Ho Iserio
MC74HC595A. 8-Bit Serial-Input/Serial or Parallel-Output Shift Register with Latched 3-State Outputs. High Performance Silicon Gate CMOS
8-Bi Serial-Inpu/Serial or Parallel-Oupu Shif Regiser wih Lached 3-Sae Oupus High Performance Silicon Gae COS The C74HC55A consiss of an 8 bi shif regiser and an 8 bi D ype lach wih hree sae parallel oupus.
PI3B V, 16-Bit to 32-Bit FET Mux/DeMux NanoSwitch. Features. Description. Pin Configuration. Block Diagram.
33V, 6-Bi o 32-Bi FET Mux/DeMux NaoSwich Feaures -ohm Swich Coecio Bewee Two Pors Near-Zero Propagaio Delay Fas Swichig Speed: 4s (max) Ulra -Low Quiesce Power (02mA yp) Ideal for oebook applicaios Idusrial
MC74HC244A Octal 3 State Noninverting Buffer/Line Driver/ Line Receiver
Ocal Sae Noninvering uffer/line Driver/ Line Receiver High Performance Silicon Gae COS The C74HC244 is idenical in pinou o he LS244. The device inpus are compaible wih sandard COS oupus; wih pullup resisors,
Features / Advantages: Applications: Package: Y4
IGBT (NPT) Module CES = 12 I C25 = 16 = 2.2 CE(sa) Buck Chopper + free wheeling Diode Par number MDI145-123 Backside: isolaed 1 7 6 3 2 Feaures / dvanages: pplicaions: Package: Y4 NPT IGBT echnology low
Features / Advantages: Applications: Package: Y4
IGBT (NPT) Module CES = 12 I C2 = 16 = 2.2 CE(sa) Boos Chopper + free wheeling Diode Par number MID14-123 Backside: isolaed 1 3 4 2 Feaures / dvanages: pplicaions: Package: Y4 NPT IGBT echnology low sauraion
Quad 2-Input OR Gate High-Performance Silicon-Gate CMOS
TECNICAL DATA Quad 2-Inpu OR ae igh-performance Silicon-ae CMOS The is idenical in pinou o he LS/ALS32. The device inpus are compaible wih sandard CMOS oupus; wih pullup resisors, hey are compaible wih
NC7SB3157 TinyLogic Low Voltage UHS Analog Switch 2-Channel Multiplexer/Demultiplexer (Preliminary)
September 1999 Revised November 1999 TinyLogic Low Voltage UHS Analog Switch 2-Channel Multiplexer/Demultiplexer (Preliminary) General Description The is a high performance, Analog Switch 2- channel CMOS
Features / Advantages: Applications: Package: Y4
IGBT (NPT) Module CES = x 1 I C = 9 =. CE(sa) Phase leg Par number MII7-13 1 Backside: isolaed 7 3 Feaures / dvanages: pplicaions: Package: Y NPT IGBT echnology low sauraion volage low swiching losses
NDS332P P-Channel Logic Level Enhancement Mode Field Effect Transistor
June 997 NS33P P-Channel Logic Level Enhancemen Mode Field Effec Transisor General escripion Feaures These P-Channel logic level enhancemen mode power field effec ransisors are produced using Fairchild's
NDP4050L / NDB4050L N-Channel Logic Level Enhancement Mode Field Effect Transistor
April 996 NP45L / NB45L N-Channel Logic Level Enhancemen Mode Field Effec Transisor General escripion Feaures These logic level N-Channel enhancemen mode power field effec ransisors are produced using
NDS356P P-Channel Logic Level Enhancement Mode Field Effect Transistor
March 996 NS356P P-Channel Logic Level Enhancemen Mode Field Effec Transisor General escripion These P-Channel logic level enhancemen mode power field effec ransisors are produced using Fairchild's proprieary,
p h a s e - o u t Three Phase Rectifier Bridge with IGBT and Fast Recovery Diode for Braking System VVZB 135 = 1600 V = 135 A Recommended replacement:
VVZB 5 Three Phase Recifier Bridge wih IGBT and Fas Recovery Diode for Braking Sysem V RRM I dvm = 6 V = 5 V RRM Type + 6 5 4 NTC 9 + V 6 VVZB 5-6 NO 6+7 4+5 + Symbol Condiions Maximum Raings V RRM 6 V
HV513 8-Channel Serial to Parallel Converter with High Voltage Push-Pull Outputs, POL, Hi-Z, and Short Circuit Detect
H513 8-Channel Serial o Parallel Converer wih High olage Push-Pull s, POL, Hi-Z, and Shor Circui Deec Feaures HCMOS echnology Operaing oupu volage of 250 Low power level shifing from 5 o 250 Shif regiser
NDS355AN N-Channel Logic Level Enhancement Mode Field Effect Transistor
January 997 NS3AN N-Channel Logic Level Enhancemen Mode Field Effec Transisor General escripion Feaures SuperSOT TM -3 N-Channel logic level enhancemen mode power field effec ransisors are produced using
Top View. Top View. V DS Gate-Source Voltage ±8 ±8 Continuous Drain Current Pulsed Drain Current C V GS I D -2.5 I DM P D 0.
V Complemenary MOSFET General Descripion The AO664 combines advanced rench MOSFET echnology wih a low resisance package o provide exremely low R DS(ON). This device is ideal for load swich and baery proecion
MC74HC573A. Octal 3-State Noninverting Transparent Latch. High Performance Silicon Gate CMOS
Ocal 3-Sae Noninvering Traparen Lach High Performance Silicon Gae COS The C74HC573 is idenical in pinou o he LS573. The devices are compaible wih sandard COS oupus; wih pullup resisors, hey are compaible
MC74VHC1GT125. Noninverting Buffer / CMOS Logic Level Shifter with LSTTL Compatible Inputs
C74CGT Noninvering Buffer / COS ogic evel Shifer wih STT Compaible Inpus The C74CGT is a single gae noninvering buffer fabricaed wih silicon gae COS echnology. I achieves high speed operaion similar o
AO V Complementary Enhancement Mode Field Effect Transistor
AO46 6V Complemenary Enhancemen Mode Field Effec Transisor General Descripion The AO46 uses advanced rench echnology MOSFETs o provide excellen and low gae charge. The complemenary MOSFETs may be used
MC14175BDR2G. Quad Type D Flip Flop
MC475B Quad Type D FlipFlop The MC475B quad ype D flipflop is coruced wih MOS Pchannel and Nchannel enhancemen mode devices in a single monolihic srucure. Each of he four flipflops is posiiveedge riggered
SFH636. Optocoupler, Phototransistor Output, 1 Mbd, 10 kv/ms CMR, Split CollectorTransistor Output VISHAY. Vishay Semiconductors.
Opocoupler, Phooransisor Oupu, Mbd, kv/ms CMR, Spli CollecorTransisor Oupu Feaures High Speed Opocoupler wihou Base Connecion Isolaion Tes Volage: 3 V RMS GaAlAs Emier Inegraed Deecor wih Phoo diode and
S G V DS V GS Pulsed Drain Current B -15 Schottky reverse voltage Continuous Forward Current A F I DM V KA
ON473 2V PChannel MOSFET wih Schoky Diode General Descripion The ON473 uses advanced rench echnology o provide excellen R DS(ON) and low gae charge. Schoky diode is provided o faciliae he implemenaion
Lecture -14: Chopper fed DC Drives
Lecure -14: Chopper fed DC Drives Chopper fed DC drives o A chopper is a saic device ha convers fixed DC inpu volage o a variable dc oupu volage direcly o A chopper is a high speed on/off semiconducor
NDH834P P-Channel Enhancement Mode Field Effect Transistor
May 997 NH834P P-Channel Enhancemen Mode Field Effec Transisor General escripion Feaures SuperSOT TM -8 P-Channel enhancemen mode power field effec ransisors are produced using Fairchild's proprieary,
Converter - Brake - Inverter Module (CBI2)
Converer - Brake - Inverer Module (CBI2) 21 22 D11 D13 D1 1 2 3 7 D7 16 1 T1 D1 T3 D3 T D 18 2 6 17 19 4 D12 D14 D16 T7 T2 D2 T4 D4 T6 D6 23 14 24 11 1 12 13 NTC 8 9 Three Phase Brake Chopper Three Phase
Converter - Brake - Inverter Module (CBI2)
MUBW 5-6 7 Converer - Brake - Inverer Module (CBI2) 2 22 D D3 D5 2 3 7 D7 6 5 T D T3 D3 T5 D5 8 2 6 7 5 9 4 D2 D4 D6 T7 T2 D2 T4 D4 T6 D6 23 4 24 2 3 NTC 8 9 Three Phase Brake Chopper Three Phase Recifier
V DS. 100% UIS Tested 100% R g Tested. Top View. Top View S2 G2
3V Dual PChannel MOSFET General Descripion The AO483 uses advanced rench echnology o provide excellen R DS(ON) wih low gae charge. This device is suiable for use as a load swich or in PWM applicaions.
Converter - Brake - Inverter Module (CBI2)
Converer - Brake - Inverer Module (CBI2) 21 22 D11 D13 D15 1 2 3 7 D7 16 15 T1 D1 T3 D3 T5 D5 18 6 17 5 19 4 D12 D14 D16 T7 T2 D2 T4 D4 T6 D6 23 14 24 11 12 13 NTC 8 9 Three Phase Brake Chopper Three Phase
XPT IGBT Module MIXA450PF1200TSF. Phase leg + free wheeling Diodes + NTC MIXA450PF1200TSF. Part number
XPT IGBT Module CS 2x 12 I C25 1.8 C(sa) Phase leg + free wheeling Diodes + NTC Par number Backside: isolaed 5 2 1 8 7 9 3 4 /11 Feaures / dvanages: pplicaions: Package: SimBus F High level of inegraion
MC74HC165A. 8 Bit Serial or Parallel Input/ Serial Output Shift Register. High Performance Silicon Gate CMOS
MC74CA 8 Bi Serial or Parallel Inpu/ Serial Oupu Shif Regiser igh Performance Silicon Gae CMOS The MC74CA is idenical in pinou o he S. The device inpus are compaible wih sandard CMOS oupus; wih pullup
MC14099B. 8 Bit Addressable Latches
MC0B Bi ddressable Laches The MC0B is an bi addressable lach. Daa is enered in serial form when he appropriae lach is addressed (via address pi 0,, ) and wrie disable is in he low sae. For he MC0B he inpu
SFH636. Pb Pb-free. Optocoupler, Phototransistor Output, 1 Mbd, 10 kv/ms CMR, Split CollectorTransistor Output VISHAY. Vishay Semiconductors
Opocoupler, Phooransisor Oupu, Mbd, kv/ms CMR, Spli CollecorTransisor Oupu Feaures High Speed Opocoupler wihou Base Connecion Isolaion Tes Volage: 3 V RMS GaAlAs Emier Inegraed Deecor wih Phoo diode and
Converter - Brake - Inverter Module (CBI3)
MUBW 35-12 8 Converer - Brake - Inverer Module (CBI3) 21 22 D11 D13 D15 1 2 3 7 D7 1 15 T1 D1 T3 D3 T5 D5 18 2 17 5 19 4 D12 D14 D1 23 14 24 T7 11 1 T2 D2 T4 D4 T D 12 13 See ouline drawing for pin arrangemen
Top View. Top View S2 G2 S1 G1
AO49 3V Complemenary MOSFET General Descripion AO49 uses advanced rench echnology o provide excellen R DS(ON) and low gae charge. This complemenary N and P channel MOSFET configuraion is ideal for low
SFH6345. High Speed Optocoupler, 1 Mbd, 15 kv/ms CMR, Transistor Output Features VISHAY. Vishay Semiconductors. Agency Approvals.
High Speed Opocoupler, Mbd, kv/ms CMR, Transisor Oupu Feaures Direc Replacemen for HCPL43 High Speed Opocoupler wihou Base Connecion Isolaion Tes Volage: 3 V RMS GaAlAs Emier Inegraed Deecor wih Phoo diode
p h a s e - o u t Three phase full Bridge with Trench MOSFETs in DCB isolated high current package GWM X2
GWM 18-4X2 Three phase full Bridge wih Trench MOSFETs in DCB isolaed high curren package S = 4 V 25 = 18 R DSon yp. = 1.9 mw Preliminary daa G1 G3 G5 L+ S1 G2 S3 G4 S5 G6 L1 L2 L3 Sraigh leads Surface
NTE74HC173 Integrated Circuit TTL High Speed CMOS, 4 Bit D Type Flip Flop with 3 State Outputs
NTE74HC173 Integrated Circuit TTL High Speed CMOS, 4 Bit D Type Flip Flop with 3 State Outputs Description: The NTE74HC173 is an high speed 3 State Quad D Type Flip Flop in a 16 Lead DIP type package that
V DS I D (at V GS =-10V) R DS(ON) (at V GS = -4.5V) 100% UIS Tested 100% R g Tested
3V PChannel MOFET General escripion The combines advanced rench MOFET echnology wih a low resisance package o provide exremely low R (ON). This device is ideal for load swich and baery proecion applicaions.
DG3157. High-Speed, Low R ON, SPDT Analog Switch. Vishay Siliconix. (2:1 Multiplexer/Demultiplexer Bus Switch) DESCRIPTION FEATURES
High-peed, Low R ON, PDT nalog witch (2:1 Multiplexer/Demultiplexer Bus witch) DG3157 DECRIPTION The DG3157 is a high-speed single-pole double-throw, low power, TTL-Compatible bus switch. Using sub-micro
IXGH48N60C3D1. GenX3 TM 600V IGBT with Diode V CES = 600V I C110. = 48A V CE(sat) 2.5V t fi(typ) = 38ns. High speed PT IGBT for kHz Switching
GenX3 TM 6V IGBT wih Diode High speed PT IGBT for 4-1kHz Swiching IXGH48N6C3D1 V CES = 6V 11 = 48A V CE(sa) 2.V fi(yp) = 38ns TO-247 Symbol Tes Condiions Maximum Raings V CES = C o C 6 V V CGR = C o C,
University of Cyprus Biomedical Imaging and Applied Optics. Appendix. DC Circuits Capacitors and Inductors AC Circuits Operational Amplifiers
Universiy of Cyprus Biomedical Imaging and Applied Opics Appendix DC Circuis Capaciors and Inducors AC Circuis Operaional Amplifiers Circui Elemens An elecrical circui consiss of circui elemens such as
Preliminary D0 1 ENABLE D0 2 VCC ENABLE ENABLE GND
Preliminary SP26L43 High Speed, +3.3 Quad RS-422 Differenial Line Driver FETURES Quad Differenial Line Drivers ompaible wih he EI sandard for RS-422 serial proocol High-Z Oupu onrol Leas 60Mbps Transmission
Power MOSFET Stage for Boost Converters
UM 33-5N Power MOSFET Sage for Boos Converers Module for Power Facor Correcion 5 = 7 DSS = 5 R DS(on) =. Ω RRM (Diode) DSS Type 5 3 7 3 5 UM 33-5N 5 7 Symbol Condiions Maximum Raings DSS T J = 5 C o 5
Silicon Diffused Power Transistor
PHE39 GENERAL DESCRIPTION The PHE39 is a silicon npn power swiching ransisor in he TO22AB envelope inended for use in high frequency elecronic lighing ballas applicaions, converers, inverers, swiching
CoolMOS 1) Power MOSFET with Series Schottky Diode and Ultra Fast Antiparallel Diode
IXKF 4N6SCD1 CoolMOS 1) Power MOSFET wih Series Schoky Diode and Ulra Fas niparallel Diode in High olage ISOPLUS i4-pc S = 6 2 = 41 yp. = 6 mω rr = 7 ISOPLUS i4-pc Preliminary daa 1 D S T D F 1 2 E72873
High Speed Optocoupler, 1 MBd, Photodiode with Transistor Output. i179081
High Speed Opocoupler, MBd, Phoodiode wih Transisor Oupu Feaures Isolaion Tes Volage: V RMS TTL Compaible High Bi Raes:. Mbi/s High Common-Mode Inerference Immuniy Bandwidh. MHz Open-Collecor Oupu Exernal
Outline. Chapter 2: DC & Transient Response. Introduction to CMOS VLSI. DC Response. Transient Response Delay Estimation
Inroducion o CMOS VLSI Design Chaper : DC & Transien Response David Harris, 004 Updaed by Li Chen, 010 Ouline DC Response Logic Levels and Noise Margins Transien Response Delay Esimaion Slide 1 Aciviy
V L. DT s D T s t. Figure 1: Buck-boost converter: inductor current i(t) in the continuous conduction mode.
ECE 445 Analysis and Design of Power Elecronic Circuis Problem Se 7 Soluions Problem PS7.1 Erickson, Problem 5.1 Soluion (a) Firs, recall he operaion of he buck-boos converer in he coninuous conducion
Silicon Diffused Power Transistor
GENERAL DESCRIPTION New generaion, high-volage, high-speed swiching npn ransisor in a plasic envelope inended for use in horizonal deflecion circuis of high resoluion moniors. Feaures improved RBSOA performance
PT8A A-F/67A/68A NTC Heating Controller with Multi LEDs
PTA-A-F/A/A Feaures / seps hea emperaure seings wih EDs or EDs indicaor Auo emperaure conrol wih TC TC open proecion Pulse rigger for high curren / TRIAC (up o ma) Auo power off afer exac Hour heaing(i
NLAS3158. Low Voltage Dual SPDT Analog Switch Dual 2:1 Multiplexer
Low Voltage Dual PDT nalog witch Dual 2:1 Multiplexer The NL3158 is an advanced CMO analog switch fabricated with silicon gate CMO technology. It achieves very low propagation delay and RD ON resistances
Part Ordering code Marking Remarks 1N4148W-V 1N4148W-V-GS18 or 1N4148W-V-GS08 A2 Tape and Reel
Small Signal Fas Swiching Diode Feaures These diodes are also available in oher case syles including he DO- case wih he ype designaion N8, he MiniMELF case wih he ype designaion LL8, and he SOT- case wih
UNISONIC TECHNOLOGIES CO., LTD U74LVC1G125
UNISONIC TECHNOLOGIES CO., LTD U74LVC1G125 BUS BUFFER/LINE DRIVER 3-STATE DESCRIPTION The U74LVC1G125 is a single bus buffer/line driver with 3-state output. When the output enable ( ΟΕ ) is high the output
Smart Power High-Side-Switch
Smar Power High-Side-Swich Feaures Overload proecion Produc Summary Overvolage proecion bb(az) 4 Curren limiaion Operaing volage bb(on) 5...34 Shor circui proecion On-sae resisance R ON 35 mω Thermal shudown
NC7SZ374 TinyLogic UHS D-Type Flip-Flop with 3-STATE Output
May 1998 Revised October 2004 NC7SZ374 TinyLogic UHS D-Type Flip-Flop with 3-STATE Output General Description The NC7SZ374 is a single positive edge-triggered D-type CMOS Flip-Flop with 3-STATE output
UNISONIC TECHNOLOGIES CO., LTD
UNISONIC TECHNOLOGIES CO., LTD QUADRUPLE BUS BUFFER GATE WITH 3-STATE OUTPUTS DESCRIPTION The U74LVC125A consists of four bus buffers with 3-state output controlled by enable input ( ΟΕ ), when ΟΕ is high,
Features / Advantages: Applications: Package: SMPD
X0PLB XP GB x CES C CE(sa). SOPLUS Surface Moun Power Device Phase leg SCR / GB Par number X0PLB Backside: isolaed E664 6 4 Feaures / dvanages: pplicaions: Package: SMPD XP GB - low sauraion volage - posiive
V DS. 100% UIS Tested 100% R g Tested
3V PChannel MOFET General escripion The AO4449 uses advanced rench echnology o provide excellen R(ON), and ulralow low gae charge. This device is suiable for use as a load swich or in PWM applicaions.
3~ Rectifier Bridge, half-controlled (high-side) + Brake Unit + NTC /20 NTC. Features / Advantages: Applications: Package: E2-Pack
ZB3-6ioX hyrisor Module M = 6 I = D FSM = 7 I 3~ ecifier Brake hopper ES = 2 I = 2 2 E(sa) =,8 3~ ecifier Bridge, half-conrolled (high-side) + Brake Uni + N Par number ZB3-6ioX Backside: isolaed / 3 2
UNISONIC TECHNOLOGIES CO., LTD
UNISONIC TECHNOLOGIES CO., LTD BUS BUFFER/LINE DRIVER 3-STATE DESCRIPTION The U74LVC1G125 is a single bus buffer/line driver with 3-state output. When the output enable ( ΟΕ ) is high the output will be
PI3B V, Dual 4:1 Mux/DeMux NanoSwitch
Features Near-Zero propagation delay 5Ω switches connect inputs to outputs Fast Switching Speed: 5.2ns max. Ultra Low Quiescent Power (0.2µA typical) Ideally suited for notebook applications Pin compatible
Silicon Controlled Rectifiers UNIT-1
Silicon Conrolled Recifiers UNIT-1 Silicon Conrolled Recifier A Silicon Conrolled Recifier (or Semiconducor Conrolled Recifier) is a four layer solid sae device ha conrols curren flow The name silicon
Silicon Diffused Power Transistor
GENERAL DESCRIPTION Enhanced performance, new generaion, high-volage, high-speed swiching npn ransisor in a plasic full-pack envelope inended for use in horizonal deflecion circuis of colour elevision
UNISONIC TECHNOLOGIES CO., LTD U74AHC1G66
UNISIC TECHNOLOGIES CO., LTD BILATERAL SWITCH DESCRIPTI The UTC is an analog switch which transmits signals from pin(y or Z) to pin (Z or Y) with an active HIGH enable input pin (E). When pin E is LOW,
Standard Rectifier Module
UB2-6NOX Sandard ecifier Module M = 6 I = 8 D 3~ ecifier I SM = Brake hopper ES = 2 I = 8 25 E(sa) =.7 3~ ecifier Bridge + Brake Uni Par number UB2-6NOX M/O S Backside: isolaed ~6 ~E6 ~K6 U/ W M/O W U
p h a s e - o u t Dual Power MOSFET Module VMM X2 V DSS = 75 V I D25 = 1560 A R DS(on) = 0.38 mω Phaseleg Configuration
MM 5-75X Dual Power MOSFET Module S = 75 5 = 5 =. mω Phaseleg Configuraion Gae Conrol Pi 9 Power Screw Terminals 9 MOSFET T + T Symbol Condiio Maximum Raings S = 5 C o 5 C 75 ± 5 T C = 5 C j 5 T C = C
Silicon Diffused Power Transistor
Philips Semiconducors Silicon Diffused Power Transisor Produc specificaion GENERAL DESCRIPTION Enhanced performance, new generaion, high-volage, high-speed swiching npn ransisor wih an inegraed damper
IXTA96P085T IXTP96P085T IXTH96P085T
TrenchP TM Power MOSFETs P-Channel Enhancemen Mode Avalanche Raed IXTA96P85T IXTP96P85T V DSS = - 85V I D25 = - 96A R DS(on) 13mΩ TO-263 AA (IXTA) G S D (Tab) Symbol Tes Condiions Maximum Raings V DSS
Introduction to AC Power, RMS RMS. ECE 2210 AC Power p1. Use RMS in power calculations. AC Power P =? DC Power P =. V I = R =. I 2 R. V p.
ECE MS I DC Power P I = Inroducion o AC Power, MS I AC Power P =? A Solp //9, // // correced p4 '4 v( ) = p cos( ω ) v( ) p( ) Couldn' we define an "effecive" volage ha would allow us o use he same relaionships
TrenchMV TM Power MOSFET
Preliminary Technical Informaion TrenchMV TM Power MOSFET N-Channel Enhancemen Mode Avalanche Raed V DSS = V I D25 = A R DS(on) 7. mω TO-263 (IXTA) Symbol Tes Condiions Maximum Raings V DSS = 25 C o 175
UNIVERSITY OF CALIFORNIA AT BERKELEY
Homework #10 Soluions EECS 40, Fall 2006 Prof. Chang-Hasnain Due a 6 pm in 240 Cory on Wednesday, 04/18/07 oal Poins: 100 Pu (1) your name and (2) discussion secion number on your homework. You need o
Silicon Diffused Power Transistor
GENERAL DESCRIPTION New generaion, high-volage, high-speed swiching npn ransisor in a plasic full-pack envelope inended for use in horizonal deflecion circuis of high resoluion moniors. Feaures improved
Silicon Diffused Power Transistor
GENERAL DESCRIPTION High volage, high-speed swiching npn ransisors in a fully isolaed SOT99 envelope, primarily for use in horizonal deflecion circuis of colour elevision receivers. QUICK REFERENCE DATA
NTE74HC299 Integrated Circuit TTL High Speed CMOS, 8 Bit Universal Shift Register with 3 State Output
NTE74HC299 Integrated Circuit TTL High Speed CMOS, 8 Bit Universal Shift Register with 3 State Output Description: The NTE74HC299 is an 8 bit shift/storage register with three state bus interface capability
Silicon Diffused Power Transistor
GENERAL DESCRIPTION High volage, high-speed swiching npn ransisor wih inegraed damper diode in a plasic full-pack envelope. Inended for use in horizonal deflecion circuis of colour elevision receivers.
PO3B14A. Description. Truth Table. High Bandwidth Potato Chip V CC N.C. EN EN S 1 A 3 B 3 B 2 A 2 A 1 B 1 Y A Y B GND
www.potatosemi.com FEATURES: Patented technology High signal -3db passing bandwidth at 1.2GHz Near-Zero propagation delay VCC = 1.65V to 3.6V Ultra-Low Quiescent Power: 0.1 A typical Ideally suited for
PI3B V, Dual 4:1 Mux/DeMux NanoSwitch
3.3V, Dual 4: Mux/DeMux NanoSwitch Features Near-Zero propagation delay 5Ω switches connect inputs to outputs Fast Switching Speed: 5.2ns max. Ultra Low Quiescent Power (0.2μA typical) Ideally suited for
Smart Two Channel Highside Power Switch
Smar Two Channel ighside Power Swich Feaures Overload proecion Curren limiaion Shor circui proecion Thermal shudown Overvolage proecion (including load dump) Fas demagneizaion of inducive loads Reverse
Silicon Diffused Power Transistor
GENERAL DESCRIPTION Enhanced performance, new generaion, high-volage, high-speed swiching npn ransisor in a plasic full-pack envelope inended for use in horizonal deflecion circuis of colour elevision
UNISONIC TECHNOLOGIES CO., LTD
UNISONIC TECHNOLOGIES CO., LTD SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUT DESCRIPTION The U74AUC1G126 is single bus buffer gate with 3-state output. The output is disabled When the output enable (OE) is
Reading from Young & Freedman: For this topic, read sections 25.4 & 25.5, the introduction to chapter 26 and sections 26.1 to 26.2 & 26.4.
PHY1 Elecriciy Topic 7 (Lecures 1 & 11) Elecric Circuis n his opic, we will cover: 1) Elecromoive Force (EMF) ) Series and parallel resisor combinaions 3) Kirchhoff s rules for circuis 4) Time dependence
Lab 10: RC, RL, and RLC Circuits
Lab 10: RC, RL, and RLC Circuis In his experimen, we will invesigae he behavior of circuis conaining combinaions of resisors, capaciors, and inducors. We will sudy he way volages and currens change in
LabQuest 24. Capacitors
Capaciors LabQues 24 The charge q on a capacior s plae is proporional o he poenial difference V across he capacior. We express his wih q V = C where C is a proporionaliy consan known as he capaciance.
UNISONIC TECHNOLOGIES CO., LTD
UNISONIC TECHNOLOGIES CO., LTD DUAL BUS BUFFER GATE WITH 3-STATE OUTPUTS DESCRIPTION The U74LVC2G125L consists of two bus buffers with 3-state output controlled by enable input (noe), when noe is high,
Physical Limitations of Logic Gates Week 10a
Physical Limiaions of Logic Gaes Week 10a In a compuer we ll have circuis of logic gaes o perform specific funcions Compuer Daapah: Boolean algebraic funcions using binary variables Symbolic represenaion
Silicon Diffused Power Transistor
GENERAL DESCRIPTION High volage, high speed swiching npn ransisor in a plasic full-pack envelope. Inended for use in horizonal deflecion circuis of colour elevision receivers. Feaures excepional olerance
8. Basic RL and RC Circuits
8. Basic L and C Circuis This chaper deals wih he soluions of he responses of L and C circuis The analysis of C and L circuis leads o a linear differenial equaion This chaper covers he following opics
PO3B20A. High Bandwidth Potato Chip
FEATURES: Patented technology High signal -3db passing bandwidth at 1.6GHz Near-Zero propagation delay CC = 1.65 to 3.6 Ultra-Low Quiescent Power: 0.1 A typical Ideally suited for low power applications
onlinecomponents.com OPTOLOGIC OPTICAL INTERRUPTER SWITCH QVE00112 PACKAGE DIMENSIONS FEATURES 6/10/04
PACKAGE DIMENSIONS.714 (18.15).123 (3.125).189 (4.82).14 (.356).327 (8.31) Ø 3.3.1 (2.54).173 (4.4) OPTICAL C L 13.78 (35) ±.275 (7).316 (8.25) GRN WHT.464 (11.8).143 (3.625).118 (3.) GRY.173 (4.4).246.276
UNISONIC TECHNOLOGIES CO., LTD
UNISONIC TECHNOLOGIES CO., LTD QUADRUPLE BUS BUFFER GATE WITH 3-STATE OUTPUTS DESCRIPTION The U74LVC125A consists of four bus buffers with 3-state output controlled by enable input ( ΟΕ ), when ΟΕ is high,
EE 560 MOS INVERTERS: DYNAMIC CHARACTERISTICS. Kenneth R. Laker, University of Pennsylvania
1 EE 560 MOS INVERTERS: DYNAMIC CHARACTERISTICS C gsp V DD C sbp C gd, C gs, C gb -> Oxide Caps C db, C sb -> Juncion Caps 2 S C in -> Ineconnec Cap G B D C dbp V in C gdp V ou C gdn D C dbn G B S C in
N channel vertical power FET in Smart SIPMOS technology. Fully protected by embedded protection functions. Overvoltage- Protection
Feaures Logic Level Inpu Inpu Proecion (ESD) Thermal shudown Green produc (RoHS complian) Overload proecion Shor circui proecion Overvolage proecion Curren limiaion nalog driving possible Produc Summary
CHAPTER 12 DIRECT CURRENT CIRCUITS
CHAPTER 12 DIRECT CURRENT CIUITS DIRECT CURRENT CIUITS 257 12.1 RESISTORS IN SERIES AND IN PARALLEL When wo resisors are conneced ogeher as shown in Figure 12.1 we said ha hey are conneced in series. As