Outline. Chapter 2: DC & Transient Response. Introduction to CMOS VLSI. DC Response. Transient Response Delay Estimation


 Alannah Day
 3 years ago
 Views:
Transcription
1 Inroducion o CMOS VLSI Design Chaper : DC & Transien Response David Harris, 004 Updaed by Li Chen, 010 Ouline DC Response Logic Levels and Noise Margins Transien Response Delay Esimaion Slide 1
2 Aciviy 1) If he widh of a ransisor increases, he curren will increase decrease no change ) If he lengh of a ransisor increases, he curren will increase decrease no change ) If he supply volage of a chip increases, he maximum ransisor curren will increase decrease no change 4) If he widh of a ransisor increases, is gae capaciance will increase decrease no change 5) If he lengh of a ransisor increases, is gae capaciance will increase decrease no change 6) If he supply volage of a chip increases, he gae capaciance of each ransisor will increase decrease no change Slide Aciviy 1) If he widh of a ransisor increases, he curren will increase decrease no change ) If he lengh of a ransisor increases, he curren will increase decrease no change ) If he supply volage of a chip increases, he maximum ransisor curren will increase decrease no change 4) If he widh of a ransisor increases, is gae capaciance will increase decrease no change 5) If he lengh of a ransisor increases, is gae capaciance will increase decrease no change 6) If he supply volage of a chip increases, he gae capaciance of each ransisor will increase decrease no change Slide 4
3 DC Response DC Response: vs. for a gae Ex: Inverer When = 0 > = When = > = 0 V In beween, depends on DD ransisor size and curren By KCL, mus sele such ha I = I dsp We could solve equaions Bu graphical soluion gives more insigh I dsp Slide 5 Transisor Operaion Curren depends on region of ransisor behavior For wha and are nmos and pmos in Cuoff? Linear? Sauraion? Slide 6
4 nmos Operaion Cuoff Linear Sauraed V gsn < V gsn > V gsn > V dsn < V dsn > I dsp Slide 7 nmos Operaion Cuoff Linear Sauraed V gsn <V n V gsn >V n V gsn >V n V dsn < V gsn V n V dsn > V gsn V n I dsp Slide 8 4
5 nmos Operaion Cuoff Linear Sauraed V gsn <V n V gsn >V n V gsn >V n V dsn < V gsn V n V dsn > V gsn V n V gsn = I dsp V dsn = Slide 9 nmos Operaion Cuoff Linear Sauraed V gsn <V n V gsn >V n V gsn >V n < V n > V n V dsn < V gsn V n < V n > V n V dsn > V gsn V n > V n V gsn = I dsp V dsn = Slide 10 5
6 pmos Operaion Cuoff Linear Sauraed V gsp > V gsp < V gsp < V dsp > V dsp < I dsp Slide 11 pmos Operaion Cuoff Linear Sauraed V gsp >V p V gsp <V p V gsp <V p V dsp > V gsp V p V dsp < V gsp V p I dsp Slide 1 6
7 pmos Operaion Cuoff Linear Sauraed V gsp >V p V gsp <V p V gsp <V p V dsp > V gsp V p V dsp < V gsp V p V gsp =  V p < 0 V dsp =  I dsp Slide 1 pmos Operaion Cuoff Linear Sauraed V gsp >V p V gsp <V p V gsp <V p > + V p < + V p V dsp > V gsp V p > V p < + V p V dsp < V gsp V p < V p V gsp =  V p < 0 V dsp =  I dsp Slide 14 7
8 IV Characerisics Make pmos is wider han nmos such ha β n = β p V gsn5 V gsn4 V gsn V dsp V gsp1 V gsp V gsp  0 V dsn V gsn V gsn1 V gsp4 I dsp V gsp5 Slide 15 Curren vs., 0 5, I dsp Slide 16 8
9 Load Line Analysis For a given : Plo,I dsp vs. mus be where currens are equal in 0 5, I dsp I dsp Vou Slide 17 = 0 Load Line Analysis 0, I dsp 0 Slide 18 9
10 Load Line Analysis = 0., I dsp 1 1 Slide 19 Load Line Analysis = 0.4, I dsp Slide 0 10
11 Load Line Analysis = 0.6, I dsp Slide 1 Load Line Analysis = 0.8, I dsp 4 4 Slide 11
12 Load Line Analysis = 0 5, I dsp 1 4 Slide Load Line Summary 0 5, I dsp Slide 4 1
13 DC Transfer Curve Transcribe poins ono vs. plo A B C D E V n / +V p Slide 5 Operaing Regions Revisi ransisor operaing regions Region nmos pmos A B C D E A B 0 C D E V n / +V p Slide 6 1
14 Operaing Regions Revisi ransisor operaing regions Region nmos pmos A Cuoff Linear B Sauraion Linear C Sauraion Sauraion D Linear Sauraion E Linear Cuoff A B 0 C D E V n / +V p Slide 7 Bea Raio If β p / β n 1, swiching poin will move from / Called skewed gae Oher gaes: collapse ino equivalen inverer β p 0.1 β = n β p 10 β = n Slide 8 14
15 Noise Margins How much noise can a gae inpu see before i does no recognize he inpu? Logical High Oupu Range Oupu Characerisics V OH NM H V IH V IL Inpu Characerisics Indeerminae Region Logical High Inpu Range Logical Low Oupu Range V OL NM L GND Logical Low Inpu Range Slide 9 Logic Levels To maximize noise margins, selec logic levels a β p /β n > 1 0 Slide 0 15
16 Logic Levels To maximize noise margins, selec logic levels a uniy gain poin of DC ransfer characerisic Uniy Gain Poins Slope = 1 V OH β p /β n > 1 V OL 0 V V IL V V n IH DD  V p Slide 1 Transien Response DC analysis ells us if is consan Transien analysis ells us if changes Requires solving differenial equaions Inpu is usually considered o be a sep or ramp From 0 o or vice versa Slide 16
17 Inverer Sep Response Ex: find sep response of inverer driving load cap Vi n ( ) = Vo u ( < 0) = dvou ( ) = d C load Slide Inverer Sep Response Ex: find sep response of inverer driving load cap Vin () = u ( 0 ) V Vou ( < 0) = dvou () = d DD C load Slide 4 17
18 Inverer Sep Response Ex: find sep response of inverer driving load cap Vin ( ) = u ( 0 ) V Vo u ( < 0) = VDD dvo u ( ) = d DD C load Slide 5 Inverer Sep Response Ex: find sep response of inverer driving load cap Vin () = u ( 0 ) V Vou ( < 0) = VDD dvo u ( ) Id sn () = d C load DD C load I V V V < V V 0 dsn () = Vou > DD ou DD Slide 6 18
19 I Inverer Sep Response Ex: find sep response of inverer driving load cap Vin () = u ( 0 ) V Vou ( < 0) = VDD dvo u ( ) Id sn () = d C load DD 0 0 β ) = ( V V) Vou > V V Vou ( ) β VDD V V () ou Vou < VDD V dsn ( DD DD C load Slide 7 I Inverer Sep Response Ex: find sep response of inverer driving load cap Vin () = u ( 0 ) V Vou ( < 0) = VDD dvo u ( ) Id sn () = d C load DD 0 0 β ) = ( V V) Vou > V V Vou ( ) β VDD V V () ou Vou < VDD V dsn ( DD DD 0 C load Slide 8 19
20 Delay Definiions pdr : pdf : pd : r : r f : fall ime Slide 9 Delay Definiions pdr : rising propagaion delay From inpu o rising oupu crossing / pdf : falling propagaion delay From inpu o falling oupu crossing / pd : average propagaion delay pd = ( pdr + pdf )/ r: rise ime From oupu crossing 0. o 0.8 f : fall ime From oupu crossing 0.8 o 0. Slide 40 0
21 Delay Definiions cdr : rising conaminaion delay From inpu o rising oupu crossing / cdf : falling conaminaion delay From inpu o falling oupu crossing / cd : average conaminaion delay pd = ( cdr + cdf )/ Slide 41 Simulaed Inverer Delay Solving differenial equaions by hand is oo hard SPICE simulaor solves he equaions numerically Uses more accurae IV models oo! Bu simulaions ake ime o wrie (V) pdf = 66ps pdr = 8ps p 400p 600p 800p 1n (s) Slide 4 1
22 Delay Esimaion We would like o be able o easily esimae delay No as accurae as simulaion Bu easier o ask Wha if? The sep response usually looks like a 1 s order RC response wih a decaying exponenial. Use RC delay models o esimae delay C = oal capaciance on oupu node Use effecive resisance R So ha pd = RC Characerize ransisors by finding heir effecive R Depends on average curren as gae swiches Slide 4 RC Delay Models Use equivalen circuis for MOS ransisors Ideal swich + capaciance and ON resisance Uni nmos has resisance R, capaciance C Uni pmos has resisance R, capaciance C Capaciance proporional o widh Resisance inversely proporional o widh g d k s g R/k kc d s kc kc Slide 44 g d k s g kc s d R/k kc kc
23 Example: inpu NAND Skech a inpu NAND wih ransisor widhs chosen o achieve effecive rise and fall resisances equal o a uni inverer (R). Slide 45 Example: inpu NAND Skech a inpu NAND wih ransisor widhs chosen o achieve effecive rise and fall resisances equal o a uni inverer (R). Slide 46
24 Example: inpu NAND Skech a inpu NAND wih ransisor widhs chosen o achieve effecive rise and fall resisances equal o a uni inverer (R). Slide 47 inpu NAND Caps Annoae he inpu NAND gae wih gae and diffusion capaciance. Slide 48 4
25 inpu NAND Caps Annoae he inpu NAND gae wih gae and diffusion capaciance. C C C C C C C C C C C C C C C C Slide 49 inpu NAND Caps Annoae he inpu NAND gae wih gae and diffusion capaciance. 5C 5C 5C 9C C C Slide 50 5
26 Elmore Delay ON ransisors look like resisors Pullup or pulldown nework modeled as RC ladder Elmore delay of RC ladder R C pd i o source i nodes i ( )... (... ) = RC + R + R C + + R + R + + R C R R R R 1 N N N C 1 C C C N Slide 51 Example: inpu NAND Esimae worscase rising and falling delay of  inpu NAND driving h idenical gaes. A B x Y h copies Slide 5 6
27 Example: inpu NAND Esimae rising and falling propagaion delays of a  inpu NAND driving h idenical gaes. A B x 6C C Y 4hC h copies Slide 5 Example: inpu NAND Esimae rising and falling propagaion delays of a  inpu NAND driving h idenical gaes. A B x 6C C Y 4hC h copies R Y (6+4h)C pdr = Slide 54 7
28 Example: inpu NAND Esimae rising and falling propagaion delays of a  inpu NAND driving h idenical gaes. A B x 6C C Y 4hC h copies R Y = ( 6+ 4 ) (6+4h)C pdr h RC Slide 55 Example: inpu NAND Esimae rising and falling propagaion delays of a  inpu NAND driving h idenical gaes. A B x 6C C Y 4hC h copies Slide 56 8
29 Example: inpu NAND Esimae rising and falling propagaion delays of a  inpu NAND driving h idenical gaes. A B x 6C C Y 4hC h copies R/ x R/ C Y (6+4h)C pdf = Slide 57 Example: inpu NAND Esimae rising and falling propagaion delays of a  inpu NAND driving h idenical gaes. A B x 6C C Y 4hC h copies R/ x R/ C Y (6+4h)C pdf ( R R R )( ) ( 6 4 ) ( ) ( 7 4h) RC = C + + h C + = + Slide 58 9
30 Delay Componens Delay has wo pars Parasiic delay 6 or 7 RC Independen of load Effor delay 4h RC Proporional o load capaciance Slide 59 Conaminaion Delay Bescase (conaminaion) delay can be subsanially less han propagaion p delay. Ex: If boh inpus fall simulaneously A B x 6C C Y 4hC R R Y (6+4h)C cdr ( ) = + h RC Slide 60 0
31 Diffusion Capaciance we assumed conaced diffusion on every s / d. Good layou minimizes diffusion area Ex: NAND layou shares one diffusion conac Reduces oupu capaciance by C Merged unconaced diffusion migh help oo Shared Conaced Diffusioni Merged Unconaced Diffusion C C C C C Isolaed Conaced Diffusion 7C C C Slide 61 Layou Comparison Which layou is beer? A B A B Y Y GND GND Slide 6 1
UT Austin, ECE Department VLSI Design 5. CMOS Gate Characteristics
La moule: CMOS Tranior heory Thi moule: DC epone Logic Level an Noie Margin Tranien epone Delay Eimaion Tranior ehavior 1) If he wih of a ranior increae, he curren will ) If he lengh of a ranior increae,
More informationLecture 4: DC & Transient Response
Introduction to CMOS VLSI Design Lecture 4: DC & Transient Response David Harris Harvey Mudd College Spring 004 Outline DC Response Logic Levels and Noise Margins Transient Response Delay Estimation Slide
More informationLecture 6: DC & Transient Response
Lecture 6: DC & Transient Response Slides courtesy of Deming Chen Slides based on the initial set from David Harris CMOS VLSI Design Outline Pass Transistors DC Response Logic Levels and Noise Margins
More informationLecture 5: DC & Transient Response
Lecture 5: DC & Transient Response Outline q Pass Transistors q DC Response q Logic Levels and Noise Margins q Transient Response q RC Delay Models q Delay Estimation 2 Activity 1) If the width of a transistor
More information5. CMOS Gate Characteristics CS755
5. CMOS Gate Characteristics Last module: CMOS Transistor theory This module: DC Response Logic Levels and Noise Margins Transient Response Delay Estimation Transistor ehavior 1) If the width of a transistor
More informationEE5780 Advanced VLSI CAD
EE5780 Advanced VLSI CAD Lecture 4 DC and Transient Responses, Circuit Delays Zhuo Feng 4.1 Outline Pass Transistors DC Response Logic Levels and Noise Margins Transient Response RC Delay Models Delay
More informationLecture 5: DC & Transient Response
Lecture 5: DC & Transient Response Outline Pass Transistors DC Response Logic Levels and Noise Margins Transient Response RC Delay Models Delay Estimation 2 Pass Transistors We have assumed source is grounded
More informationDC and Transient. Courtesy of Dr. Daehyun Dr. Dr. Shmuel and Dr.
DC and Transient Courtesy of Dr. Daehyun Lim@WSU, Dr. Harris@HMC, Dr. Shmuel Wimer@BIU and Dr. Choi@PSU http://csce.uark.edu +1 (479) 575604 yrpeng@uark.edu Pass Transistors We have assumed source is
More informationDC & Transient Responses
ECEN454 Digital Integrated Circuit Design DC & Transient Responses ECEN 454 DC Response DC Response: vs. for a gate Ex: Inverter When = > = When = > = In between, depends on transistor size and current
More informationEEE 421 VLSI Circuits
EEE 421 CMOS Properties Full railtorail swing high noise margins» Logic levels not dependent upon the relative device sizes transistors can be minimum size ratioless Always a path to V dd or GND in steady
More informationEECS 141: FALL 00 MIDTERM 2
Universiy of California College of Engineering Deparmen of Elecrical Engineering and Compuer Science J. M. Rabaey TuTh9:3011am ee141@eecs EECS 141: FALL 00 MIDTERM 2 For all problems, you can assume he
More informationCPE/EE 427, CPE 527 VLSI Design I Delay Estimation. Department of Electrical and Computer Engineering University of Alabama in Huntsville
CPE/EE 47, CPE 57 VLSI Design I Delay Estimation Department of Electrical and Computer Engineering University of labama in Huntsville leksandar Milenkovic ( www.ece.uah.edu/~milenka ) Review: CMOS Circuit
More informationChapter 4. Circuit Characterization and Performance Estimation
VLSI Design Chaper 4 Circui Characerizaion and Performance Esimaion JinFu Li Chaper 4 Circui Characerizaion and Performance Esimaion Resisance & Capaciance Esimaion Swiching Characerisics Transisor Sizing
More informationEE 560 MOS INVERTERS: DYNAMIC CHARACTERISTICS. Kenneth R. Laker, University of Pennsylvania
1 EE 560 MOS INVERTERS: DYNAMIC CHARACTERISTICS C gsp V DD C sbp C gd, C gs, C gb > Oxide Caps C db, C sb > Juncion Caps 2 S C in > Ineconnec Cap G B D C dbp V in C gdp V ou C gdn D C dbn G B S C in
More informationChapter 6 MOSFET in the Onstate
Chaper 6 MOSFET in he Onsae The MOSFET (MOS FieldEffec Transisor) is he building block of Gb memory chips, GHz microprocessors, analog, and RF circuis. Mach he following MOSFET characerisics wih heir
More informationEE141. EE141Spring 2006 Digital Integrated Circuits. Administrative Stuff. Challenges in Digital Design. Last Lecture. This Class
Spring 006 Digial Inegraed Circuis Lecure Design Merics Adminisraive Suff Labs and discussions sar in week Homework # is due nex hursday Everyone should have an EECS insrucional accoun hp://wwwins.eecs.berkeley.edu/~ins/newusers.hml
More informationDC and Transient Responses (i.e. delay) (some comments on power too!)
DC and Transient Responses (i.e. delay) (some comments on power too!) Michael Niemier (Some slides based on lecture notes by David Harris) 1 Lecture 02  CMOS Transistor Theory & the Effects of Scaling
More informationIntroduction to Digital Circuits
The NMOS nerer The NMOS Depleion oad 50 [ D ] µ A GS.0 + 40 30 0 0 Resisance characerisic of Q 3 4 5 6 GS 0.5 GS 0 GS 0.5 GS.0 GS.5 [ ] DS GS i 0 Q Q Depleion load Enhancemen drier Drain characerisic of
More informationCHAPTER 6: FIRSTORDER CIRCUITS
EEE5: CI CUI T THEOY CHAPTE 6: FISTODE CICUITS 6. Inroducion This chaper considers L and C circuis. Applying he Kirshoff s law o C and L circuis produces differenial equaions. The differenial equaions
More informationL1, L2, N1 N2. + Vout. C out. Figure 2.1.1: Flyback converter
page 11 Flyback converer The Flyback converer belongs o he primary swiched converer family, which means here is isolaion beween in and oupu. Flyback converers are used in nearly all mains supplied elecronic
More informationUNIVERSITY OF CALIFORNIA AT BERKELEY
Homework #10 Soluions EECS 40, Fall 2006 Prof. ChangHasnain Due a 6 pm in 240 Cory on Wednesday, 04/18/07 oal Poins: 100 Pu (1) your name and (2) discussion secion number on your homework. You need o
More information2.4 Cuk converter example
2.4 Cuk converer example C 1 Cuk converer, wih ideal swich i 1 i v 1 2 1 2 C 2 v 2 Cuk converer: pracical realizaion using MOSFET and diode C 1 i 1 i v 1 2 Q 1 D 1 C 2 v 2 28 Analysis sraegy This converer
More informationR.#W.#Erickson# Department#of#Electrical,#Computer,#and#Energy#Engineering# University#of#Colorado,#Boulder#
.#W.#Erickson# Deparmen#of#Elecrical,#Compuer,#and#Energy#Engineering# Universiy#of#Colorado,#Boulder# Chaper 2 Principles of SeadySae Converer Analysis 2.1. Inroducion 2.2. Inducor volsecond balance,
More informationThe problem with linear regulators
he problem wih linear regulaors i in P in = i in V REF R a i ref i q i C v CE P o = i o i B ie P = v i o o in R 1 R 2 i o i f η = P o P in iref is small ( 0). iq (quiescen curren) is small (probably).
More informationHomework8(1) P8.31, 3, 8, 10, 17, 21, 24, 28,29 P8.41, 2, 5
Homework8() P8.3, 3, 8, 0, 7, 2, 24, 28,29 P8.4, 2, 5 Secion 8.3: The Response of a Firs Order Circui o a Consan Inpu P 8.3 The circui shown in Figure P 8.3 is a seady sae before he swich closes a
More informationPhysical Limitations of Logic Gates Week 10a
Physical Limiaions of Logic Gaes Week 10a In a compuer we ll have circuis of logic gaes o perform specific funcions Compuer Daapah: Boolean algebraic funcions using binary variables Symbolic represenaion
More informationV L. DT s D T s t. Figure 1: Buckboost converter: inductor current i(t) in the continuous conduction mode.
ECE 445 Analysis and Design of Power Elecronic Circuis Problem Se 7 Soluions Problem PS7.1 Erickson, Problem 5.1 Soluion (a) Firs, recall he operaion of he buckboos converer in he coninuous conducion
More informationChapter 2: Principles of steadystate converter analysis
Chaper 2 Principles of SeadySae Converer Analysis 2.1. Inroducion 2.2. Inducor volsecond balance, capacior charge balance, and he small ripple approximaion 2.3. Boos converer example 2.4. Cuk converer
More informationSequential Logic. Digital Integrated Circuits A Design Perspective. Latch versus Register. Naming Conventions. Designing Sequential Logic Circuits
esigning Sequenial Logic Circuis Adaped from Chaper 7 of igial egraed Circuis A esign Perspecive Jan M. Rabaey e al. Copyrigh 23 Prenice Hall/Pearson Sequenial Logic pus Curren Sae COMBINATIONAL LOGIC
More informationModeling the Overshooting Effect for CMOS Inverter in Nanometer Technologies
Modeling he Overshooing Effec for CMOS Inverer in Nanomeer Technologies Zhangcai Huang, Hong Yu, Asushi Kurokawa and Yasuaki Inoue Graduae School of Informaion, Producion and Sysems, Waseda Universiy,
More informationChapter 7 Response of Firstorder RL and RC Circuits
Chaper 7 Response of Firsorder RL and RC Circuis 7. The Naural Response of RL and RC Circuis 7.3 The Sep Response of RL and RC Circuis 7.4 A General Soluion for Sep and Naural Responses 7.5 Sequenial
More informationLecture 12 CMOS Delay & Transient Response
EE 471: Transport Phenomena in Solid State Devices Spring 2018 Lecture 12 CMOS Delay & Transient Response Bryan Ackland Department of Electrical and Computer Engineering Stevens Institute of Technology
More information8. Basic RL and RC Circuits
8. Basic L and C Circuis This chaper deals wih he soluions of he responses of L and C circuis The analysis of C and L circuis leads o a linear differenial equaion This chaper covers he following opics
More informationLabQuest 24. Capacitors
Capaciors LabQues 24 The charge q on a capacior s plae is proporional o he poenial difference V across he capacior. We express his wih q V = C where C is a proporionaliy consan known as he capaciance.
More informationTopic 4. The CMOS Inverter
Topic 4 The CMOS Inverter Peter Cheung Department of Electrical & Electronic Engineering Imperial College London URL: www.ee.ic.ac.uk/pcheung/ Email: p.cheung@ic.ac.uk Topic 41 Noise in Digital Integrated
More informationMOS Transistor Theory
MOS Transistor Theory So far, we have viewed a MOS transistor as an ideal switch (digital operation) Reality: less than ideal EE 261 Krish Chakrabarty 1 Introduction So far, we have treated transistors
More informationUniversity of Cyprus Biomedical Imaging and Applied Optics. Appendix. DC Circuits Capacitors and Inductors AC Circuits Operational Amplifiers
Universiy of Cyprus Biomedical Imaging and Applied Opics Appendix DC Circuis Capaciors and Inducors AC Circuis Operaional Amplifiers Circui Elemens An elecrical circui consiss of circui elemens such as
More informationDigital Integrated Circuits
Digial Inegraed ircuis YuZhuo Fu conac:fuyuzhuo@ic.sju.edu.cn Office locaion:47 room WeiDianZi building,no 800 Donghuan road,minhang amus Inroducion Digial I 3.MOS Inverer Inroducion Digial I ouline MOS
More informationEE 330 Lecture 41. Digital Circuits. Propagation Delay With Multiple Levels of Logic Overdrive
EE 330 Lecure 41 Digial ircuis Propagaion Delay Wih Muliple Levels of Logic Overdrive Review from Las Time The Reference Inverer Reference Inverer V DD R =R PD PU = IN= 4OX WMIN LMIN V IN M 2 M 1 L VTn.2VDD
More informationES 250 Practice Final Exam
ES 50 Pracice Final Exam. Given ha v 8 V, a Deermine he values of v o : 0 Ω, v o. V 0 Firs, v o 8. V 0 + 0 Nex, 8 40 40 0 40 0 400 400 ib i 0 40 + 40 + 40 40 40 + + ( ) 480 + 5 + 40 + 8 400 400( 0) 000
More informationMC74HC138A. 1 of 8 Decoder/ Demultiplexer. High Performance Silicon Gate CMOS
of 8 Decoder/ Demuliplexer High Performance Silicon Gae CMOS The is idenical in pinou o he LS8. The device inpus are compaible wih sandard CMOS oupus; wih pullup resisors, hey are compaible wih LSTTL oupus.
More informationSilicon Controlled Rectifiers UNIT1
Silicon Conrolled Recifiers UNIT1 Silicon Conrolled Recifier A Silicon Conrolled Recifier (or Semiconducor Conrolled Recifier) is a four layer solid sae device ha conrols curren flow The name silicon
More informationTopic Astable Circuits. Recall that an astable circuit has two unstable states;
Topic 2.2. Asable Circuis. Learning Objecives: A he end o his opic you will be able o; Recall ha an asable circui has wo unsable saes; Explain he operaion o a circui based on a Schmi inverer, and esimae
More informationdv 7. Voltagecurrent relationship can be obtained by integrating both sides of i = C :
EECE202 NETWORK ANALYSIS I Dr. Charles J. Kim Class Noe 22: Capaciors, Inducors, and Op Amp Circuis A. Capaciors. A capacior is a passive elemen designed o sored energy in is elecric field. 2. A capacior
More informationLecture 13 RC/RL Circuits, Time Dependent Op Amp Circuits
Lecure 13 RC/RL Circuis, Time Dependen Op Amp Circuis RL Circuis The seps involved in solving simple circuis conaining dc sources, resisances, and one energysorage elemen (inducance or capaciance) are:
More informationEEEB113 CIRCUIT ANALYSIS I
9/14/29 1 EEEB113 CICUIT ANALYSIS I Chaper 7 FirsOrder Circuis Maerials from Fundamenals of Elecric Circuis 4e, Alexander Sadiku, McGrawHill Companies, Inc. 2 FirsOrder Circuis Chaper 7 7.2 The SourceFree
More informationDesigning Information Devices and Systems I Spring 2019 Lecture Notes Note 17
EES 16A Designing Informaion Devices and Sysems I Spring 019 Lecure Noes Noe 17 17.1 apaciive ouchscreen In he las noe, we saw ha a capacior consiss of wo pieces on conducive maerial separaed by a nonconducive
More informationInductor Energy Storage
School of Compuer Science and Elecrical Engineering 5/5/ nducor Energy Sorage Boh capaciors and inducors are energy sorage devices They do no dissipae energy like a resisor, bu sore and reurn i o he circui
More informationPhys1112: DC and RC circuits
Name: Group Members: Dae: TA s Name: Phys1112: DC and RC circuis Objecives: 1. To undersand curren and volage characerisics of a DC RC discharging circui. 2. To undersand he effec of he RC ime consan.
More informationReading. Lecture 28: Single Stage Frequency response. Lecture Outline. Context
Reading Lecure 28: Single Sage Frequency response Prof J. S. Sih Reading: We are discussing he frequency response of single sage aplifiers, which isn reaed in he ex unil afer ulisae aplifiers (beginning
More informationINDEX. Transient analysis 1 Initial Conditions 1
INDEX Secion Page Transien analysis 1 Iniial Condiions 1 Please inform me of your opinion of he relaive emphasis of he review maerial by simply making commens on his page and sending i o me a: Frank Mera
More informationChapter 9 Sinusoidal Steady State Analysis
Chaper 9 Sinusoidal Seady Sae Analysis 9.9. The Sinusoidal Source and Response 9.3 The Phasor 9.4 pedances of Passive Eleens 9.59.9 Circui Analysis Techniques in he Frequency Doain 9.09. The Transforer
More informationProblem Set #1. i z. the complex propagation constant. For the characteristic impedance:
Problem Se # Problem : a) Using phasor noaion, calculae he volage and curren waves on a ransmission line by solving he wave equaion Assume ha R, L,, G are all nonzero and independen of frequency From
More informationi sw + v sw + v o 100V Ideal switch characteristics
deal swich characerisics. onsider he swiching circui shown in Fig. P. wih a resisive load. Assume he swich is ideal and operaing a a duy raio of 4%. (a) Skech he waveforms for i sw and v sw. (b) Deermine
More informationChapter 10 INDUCTANCE Recommended Problems:
Chaper 0 NDUCTANCE Recommended Problems: 3,5,7,9,5,6,7,8,9,,,3,6,7,9,3,35,47,48,5,5,69, 7,7. Self nducance Consider he circui shown in he Figure. When he swich is closed, he curren, and so he magneic field,
More informationBasic Principles of Sinusoidal Oscillators
Basic Principles of Sinusoidal Oscillaors Linear oscillaor Linear region of circui : linear oscillaion Nonlinear region of circui : ampliudes sabilizaion Barkhausen crierion X S Amplifier A X O X f Frequencyselecive
More informationEE100 Lab 3 Experiment Guide: RC Circuits
I. Inroducion EE100 Lab 3 Experimen Guide: A. apaciors A capacior is a passive elecronic componen ha sores energy in he form of an elecrosaic field. The uni of capaciance is he farad (coulomb/vol). Pracical
More informationCHAP.4 Circuit Characteristics and Performance Estimation
HAP.4 ircui haracerisics and Performance Esimaion 4. Resisance esimaion R ρ l w (ohms) where ρ Resisiviy Thickness l onducor lengh w onducor widh l R Rs w where Rs Shee resisance (Ω/square) in 0.5µm o
More informationBased on slides/material by. Topic 34. Combinational Logic. Outline. The CMOS Inverter: A First Glance
ased on slides/material by Topic 3 J. Rabaey http://bwrc.eecs.berkeley.edu/lasses/icook/instructors.html Digital Integrated ircuits: Design Perspective, Prentice Hall D. Harris http://www.cmosvlsi.com/coursematerials.html
More informationIntroduction to AC Power, RMS RMS. ECE 2210 AC Power p1. Use RMS in power calculations. AC Power P =? DC Power P =. V I = R =. I 2 R. V p.
ECE MS I DC Power P I = Inroducion o AC Power, MS I AC Power P =? A Solp //9, // // correced p4 '4 v( ) = p cos( ω ) v( ) p( ) Couldn' we define an "effecive" volage ha would allow us o use he same relaionships
More informationEE 301 Lab 2 Convolution
EE 301 Lab 2 Convoluion 1 Inroducion In his lab we will gain some more experience wih he convoluion inegral and creae a scrip ha shows he graphical mehod of convoluion. 2 Wha you will learn This lab will
More informationQuad 2Input OR Gate HighPerformance SiliconGate CMOS
TECNICAL DATA Quad 2Inpu OR ae ighperformance Siliconae CMOS The is idenical in pinou o he LS/ALS32. The device inpus are compaible wih sandard CMOS oupus; wih pullup resisors, hey are compaible wih
More informationEE 330 Lecture 40. Digital Circuits. Propagation Delay With Multiple Levels of Logic Overdrive
EE 330 Lecure 0 Digial ircuis Propagaion Delay Wih Muliple Levels of Logic Overdrive Review from Las Time Propagaion Delay in Saic MOS Family F Propagaion hrough k levels of logic + + + + HL HLn LH(n1)
More informationRC, RL and RLC circuits
Name Dae Time o Complee h m Parner Course/ Secion / Grade RC, RL and RLC circuis Inroducion In his experimen we will invesigae he behavior of circuis conaining combinaions of resisors, capaciors, and inducors.
More informationPhase Noise in CMOS Differential LC Oscillators
Phase Noise in CMOS Differenial LC Oscillaors Ali Hajimiri Thomas H. Lee Sanford Universiy, Sanford, CA 94305 Ouline Inroducion and Definiions Tank Volage Noise Sources Effec of Tail Curren Source Measuremen
More informationDirect Current Circuits. February 19, 2014 Physics for Scientists & Engineers 2, Chapter 26 1
Direc Curren Circuis February 19, 2014 Physics for Scieniss & Engineers 2, Chaper 26 1 Ammeers and Volmeers! A device used o measure curren is called an ammeer! A device used o measure poenial difference
More informationCosmic Feb 06, 2007 by Raja Reddy P
osmic ircuis@iisc, Feb 6, 7 by aja eddy P. ou() i() alculae ou(s)/(s). plo o(). calculae ime consan and pole frequency. ou ( e τ ) ou (s) ( s) Time consan (/) Pole frequency : ω p. i() n he above circui
More information( ) = Q 0. ( ) R = R dq. ( t) = I t
ircuis onceps The addiion of a simple capacior o a circui of resisors allows wo relaed phenomena o occur The observaion ha he imedependence of a complex waveform is alered by he circui is referred o as
More informationLecture 28: Single Stage Frequency response. Context
Lecure 28: Single Sage Frequency response Prof J. S. Sih Conex In oday s lecure, we will coninue o look a he frequency response of single sage aplifiers, saring wih a ore coplee discussion of he CS aplifier,
More informationLAB 5: Computer Simulation of RLC Circuit Response using PSpice
3LabManualLab5.doc LAB 5: ompuer imulaion of RL ircui Response using Ppice PURPOE To use a compuer simulaion program (Ppice) o invesigae he response of an RL series circui o: (a) a sinusoidal exciaion.
More informationMOS Transistor Theory
CHAPTER 3 MOS Transistor Theory Outline 2 1. Introduction 2. Ideal IV Characteristics 3. Nonideal IV Effects 4. CV Characteristics 5. DC Transfer Characteristics 6. Switchlevel RC Delay Models MOS
More informationU(t) (t) U T 1. (t) (t)
Prof. Dr.ng. F. Schuber Digial ircuis Exercise. () () A ()  T T The highpass is driven by he square pulse (). alculae and skech A (). = µf, = KΩ, = 5 V, T = T = ms. Exercise. () () A () T T The highpass
More informationChapter 4 DC converter and DC switch
haper 4 D converer and D swich 4.1 Applicaion  Assumpion Applicaion: D swich: Replace mechanic swiches D converer: in racion drives Assumions: Ideal D sources Ideal Power emiconducor Devices 4.2 D swich
More informationDynamic Effects of Feedback Control!
Dynamic Effecs of Feedback Conrol! Rober Sengel! Roboics and Inelligen Sysems MAE 345, Princeon Universiy, 2017 Inner, Middle, and Ouer Feedback Conrol Loops Sep Response of Linear, Time Invarian (LTI)
More informationAn Analytical Approach to Efficient Circuit Variability Analysis in Scaled CMOS Design
An Analyical Approach o Efficien Circui ariabiliy Analysis in Scaled CMOS Design Samaa Gummalla, Anupama R. Subramaniam, Yu Cao, Chaiali Chakrabari School of Elecical, Compuer and Energy Engineering, Arizona
More informationCHAPTER 12 DIRECT CURRENT CIRCUITS
CHAPTER 12 DIRECT CURRENT CIUITS DIRECT CURRENT CIUITS 257 12.1 RESISTORS IN SERIES AND IN PARALLEL When wo resisors are conneced ogeher as shown in Figure 12.1 we said ha hey are conneced in series. As
More informationnonlinear oscillators
nonlinear oscillaors The invering comparaor operaion can be summarized as When he inpu is low, he oupu is high. When he inpu is high, he oupu is low. R b V REF R a and are given by he expressions derived
More informationVoltage/current relationship Stored Energy. RL / RC circuits Steady State / Transient response Natural / Step response
Review Capaciors/Inducors Volage/curren relaionship Sored Energy s Order Circuis RL / RC circuis Seady Sae / Transien response Naural / Sep response EE4 Summer 5: Lecure 5 Insrucor: Ocavian Florescu Lecure
More informationFundamentals of Power Electronics Second edition. Robert W. Erickson Dragan Maksimovic University of Colorado, Boulder
Fundamenals of Power Elecronics Second ediion Rober W. Erickson Dragan Maksimovic Universiy of Colorado, Boulder Chaper 1: Inroducion 1.1. Inroducion o power processing 1.2. Some applicaions of power elecronics
More informationBasic Circuit Elements Professor J R Lucas November 2001
Basic Circui Elemens  J ucas An elecrical circui is an inerconnecion of circui elemens. These circui elemens can be caegorised ino wo ypes, namely acive and passive elemens. Some Definiions/explanaions
More information6.01: Introduction to EECS I Lecture 8 March 29, 2011
6.01: Inroducion o EES I Lecure 8 March 29, 2011 6.01: Inroducion o EES I OpAmps Las Time: The ircui Absracion ircuis represen sysems as connecions of elemens hrough which currens (hrough variables) flow
More informationMore Digital Logic. t p output. Lowtohigh and hightolow transitions could have different t p. V in (t)
EECS 4 Spring 23 Lecure 2 EECS 4 Spring 23 Lecure 2 More igial Logic Gae delay and signal propagaion Clocked circui elemens (flipflop) Wriing a word o memory Simplifying digial circuis: Karnaugh maps
More informationNon Linear Op Amp Circuits.
Non Linear Op Amp ircuis. omparaors wih 0 and non zero reference volage. omparaors wih hyseresis. The Schmid Trigger. Window comparaors. The inegraor. Waveform conversion. Sine o ecangular. ecangular o
More informationCMPEN 411 VLSI Digital Circuits. Lecture 04: CMOS Inverter (static view)
CMPEN 411 VLSI Digital Circuits Lecture 04: CMOS Inverter (static view) Kyusun Choi [Adapted from Rabaey s Digital Integrated Circuits, Second Edition, 2003 J. Rabaey, A. Chandrakasan, B. Nikolic] CMPEN
More informationLecture 14: Chopper fed DC Drives
Lecure 14: Chopper fed DC Drives Chopper fed DC drives o A chopper is a saic device ha convers fixed DC inpu volage o a variable dc oupu volage direcly o A chopper is a high speed on/off semiconducor
More informationAdvanced Power Electronics For Automotive and Utility Applications
Advanced Power Elecronics For Auomoive and Uiliy Applicaions Fang Z. Peng Dep. of Elecrical and Compuer Engineering Michigan Sae Universiy Phone: 5173364687, Fax: 5173531980 Email: fzpeng@egr.msu.edu
More informationReading from Young & Freedman: For this topic, read sections 25.4 & 25.5, the introduction to chapter 26 and sections 26.1 to 26.2 & 26.4.
PHY1 Elecriciy Topic 7 (Lecures 1 & 11) Elecric Circuis n his opic, we will cover: 1) Elecromoive Force (EMF) ) Series and parallel resisor combinaions 3) Kirchhoff s rules for circuis 4) Time dependence
More informationLecture 15: Differential Pairs (Part 2)
Lecure 5: ifferenial Pairs (Par ) GuYeon Wei ivision of Enineerin and Applied Sciences Harvard Universiy uyeon@eecs.harvard.edu Wei Overview eadin S&S: Chaper 6.6 Suppleenal eadin S&S: Chaper 6.9 azavi,
More informationdv i= C. dt 1. Assuming the passive sign convention, (a) i = 0 (dc) (b) (220)( 9)(16.2) t t Engineering Circuit Analysis 8 th Edition
. Assuming he passive sign convenion, dv i= C. d (a) i = (dc) 9 9 (b) (22)( 9)(6.2) i= e = 32.8e A 9 3 (c) i (22 = )(8 )(.) sin. = 7.6sin. pa 9 (d) i= (22 )(9)(.8) cos.8 = 58.4 cos.8 na 2. (a) C = 3 pf,
More informationEE202 Circuit Theory II , Spring. Dr. Yılmaz KALKAN & Dr. Atilla DÖNÜK
EE202 Circui Theory II 2018 2019, Spring Dr. Yılmaz KALKAN & Dr. Ailla DÖNÜK 1. Basic Conceps (Chaper 1 of Nilsson  3 Hrs.) Inroducion, Curren and Volage, Power and Energy 2. Basic Laws (Chaper 2&3 of
More informationUniversità degli Studi di Roma Tor Vergata Dipartimento di Ingegneria Elettronica. Analogue Electronics. Paolo Colantonio A.A.
Universià degli Sudi di Roma Tor Vergaa Diparimeno di Ingegneria Eleronica Analogue Elecronics Paolo Colanonio A.A. 201516 Diode circui analysis The non linearbehaviorofdiodesmakesanalysisdifficul consider
More informationLecture Outline. Introduction Transmission Line Equations Transmission Line Wave Equations 8/10/2018. EE 4347 Applied Electromagnetics.
8/10/018 Course Insrucor Dr. Raymond C. Rumpf Office: A 337 Phone: (915) 747 6958 E Mail: rcrumpf@uep.edu EE 4347 Applied Elecromagneics Topic 4a Transmission Line Equaions Transmission These Line noes
More informationChapter 54 Operational amplifier Department of Mechanical Engineering
MEMS08 Chaper 54 Operaional amplifier Deparmen of Mechanical Engineering Insrumenaion amplifier Very high inpu impedance Large common mode rejecion raio (CMRR) Capabiliy o amplify low leel signals Consisen
More informationEE 330 Lecture 41. Digital Circuits. Propagation Delay With Multiple Levels of Logic Optimally driving large capacitive loads
EE 330 Lecure Digial Circuis Propagaion Delay Wih uliple Levels of Logic Opimally driving large capaciive loads Review from Las Time Propagaion Delay in uliple Levels of Logic wih Sage Loading nalysis
More informationECE 2100 Circuit Analysis
ECE 1 Circui Analysis Lesson 35 Chaper 8: Second Order Circuis Daniel M. Liynski, Ph.D. ECE 1 Circui Analysis Lesson 334 Chaper 7: Firs Order Circuis (Naural response RC & RL circuis, Singulariy funcions,
More informationPI5A3157. SOTINY TM Low Voltage SPDT Analog Switch 2:1 Mux/Demux Bus Switch. Features. Descriptio n. Applications. Connection Diagram Pin Description
PI53157 OINY M Low Volage PD nalog wich 2:1 Mux/Demux Bus wich Feaures CMO echnology for Bus and nalog pplicaions Low ON Resisance: 8ohms a 3.0V Wide Range: 1.65V o 5.5V RailoRail ignal Range Conrol
More informationEE 330 Lecture 23. Small Signal Analysis Small Signal Modelling
EE 330 Lecure 23 Small Signal Analysis Small Signal Modelling Exam 2 Friday March 9 Exam 3 Friday April 13 Review Session for Exam 2: 6:00 p.m. on Thursday March 8 in Room Sweeney 1116 Review from Las
More informationELG 2135 ELECTRONICS I SIXTH CHAPTER: DIGITAL CIRCUITS
ELG 35 ELECTRONICS I SIXTH CHAPTER: DIGITAL CIRCUITS Session WINTER 003 Dr. M. YAGOUB Sixh Chaper: Digial Circuis VI  _ This las chaper is devoed o digial circuis and paricularly o MOS digial inegraed
More informationEEC 118 Lecture #15: Interconnect. Rajeevan Amirtharajah University of California, Davis
EEC 118 Lecure #15: Inerconnec Rajeevan Amiraraja Universiy of California, Davis Ouline Review and Finis: Low Power Design Inerconnec Effecs: Rabaey C. 4 and C. 9 (Kang & Leblebici, 6.56.6) Amiraraja,
More informationFeatures / Advantages: Applications: Package: Y4
IGBT (NPT) Module CES = x 1 I C = 9 =. CE(sa) Phase leg Par number MII713 1 Backside: isolaed 7 3 Feaures / dvanages: pplicaions: Package: Y NPT IGBT echnology low sauraion volage low swiching losses
More information