Lecture 100 Voltage-Controlled Oscillators (09/01/03) Page 100-1

Size: px
Start display at page:

Download "Lecture 100 Voltage-Controlled Oscillators (09/01/03) Page 100-1"

Transcription

1 ecture 00 Voltageontrolled Oscillators (09/0/03) Page 00 ETURE 00 VOTAGEONTROED OSIATORS INTRODUTION Objective The objective of this presentation is examine and characterize the types of voltagecontrolled oscillators compatible with both discrete and integrated technologies. Outline haracterization of VO s Oscillators R Relaxation oscillators Ring oscillators Direct digital synthesis (DDS) Varactors Summary ecture 00 Voltageontrolled Oscillators (09/0/03) Page 002 HARATERIZATION OF VOTAGEONTROED OSIATORS Introduction to Voltageontrolled Oscillators What is an oscillator? An oscillator is a circuit capable of maintaining electric oscillations. An oscillator is a periodic function, i.e. f(x) = f(xnk) for all x and for all integers, n, and k is a constant. All oscillators use positive feedback of one form or another. lassification of oscillators: Oscillators Tuned Oscillators Untuned Oscillators R Oscillators S Oscillators Oscillators rystal Oscillators Relaxation Oscillators Ring Oscillators Fig. Osc0 What are tuned oscillators? A tuned oscillator uses a frequencyselective or tunedcircuit in the feedback path and is generally sinusoidal. An untuned or oscillator uses nonlinear feedback and is generally nonsinusoidal

2 ecture 00 Voltageontrolled Oscillators (09/0/03) Page 003 Types of Oscillators Ring Oscillator: ascade of inverters Frequency of oscillation = Σ of stage delays ontrolled by current or power supply Higher power Oscillator: Frequency of oscillation = ontrolled by voltage dependent capacitance (varactor) Medium power Relaxation Oscillator: Frequency determined by circuit time constants ontrolled by current Medium power R Oscillators: Don t require inductors Operate at lower frequencies (00MHz) ecture 00 Voltageontrolled Oscillators (09/0/03) Page 004 haracteristics of Oscillators Frequency of oscillation Frequency tuning range as a function of the controlling variable (either voltage or current) Frequency stability phase noise and jitter Amplitude stability (adjustable?) Purity (harmonics)

3 ecture 00 Voltageontrolled Oscillators (09/0/03) Page 005 inear Feedback Oscillator System Simplified block diagram: V f F(jw) V in A(jw) The loop gain of this diagram is, G(jω) = A(jω)F(jω) When the loop gain is equal to, oscillation occurs. Re[G(jω)] Im[G(jω)] = j0 The frequency of oscillation is found from, Im[G(jω)] = 0 and the gain necessary for oscillation is found from, Re[G(jω)] = Vout Fig. Osc02 ecture 00 Voltageontrolled Oscillators (09/0/03) Page 006 inear Oscillator Amplitude Stabilization What determines the amplitude of the oscillator? Good question. A(jω) and/or F(jω) must have an outputinput characteristic that looks like an s shape. For small amplitudes, the magnitude of the loop gain is greater than one and the oscillation grows. As the amplitude grows, the effective gain decreases and stabilizes at just the right amplitude to give an effective loop gain of unity. Illustration: v out jω Peaktopeak amplitude Effective oop Gain = v in σ Fig. Osc03 Pole ocations as a function of amplitude

4 ecture 00 Voltageontrolled Oscillators (09/0/03) Page 007 Van der Pol Equations for Oscillators Basic R oscillator and negative resistance circuit: i i i R R p i v = di dt di dt = v i = dv dt di dt = d2 v dt 2 i R = v R p di Rp dt = dv R p dt di dt di dt di Rp dt di dt = 0 d2 v dt 2 R p a 3a 3 v 2 dv d 2 v dt 2 R p a 3a 3v 2 dv R v i v VanderPol i i i R i = 0 and i = f(v) = a v a 3 v 3 di dv = a 3a 3 v 2 di dv v=0 = a = R n di dt = a dv dt 3v 2dv dt v d2 v dt 2 dv R p dt dv a dt 3a 3v 2dv dt = 0 dt v = 0 dt v = 0 ecture 00 Voltageontrolled Oscillators (09/0/03) Page 008 Van der Pol Equations At start up, v is very small so that 3a 3 v 2 0 s 2 V(s) R a p sv(s) V(s) = 0 s2 ms = 0 Poles = 0.5m ±0.5 m 2 4 = 0.5m ± j0.5 4 m2 For jω axis poles, m = 0. In steadystate, the following relationship must hold. m = R a p 3a 3v 2 = 0 We see that the amplitude of oscillation (ω osc = V = For V = V, a R p 3a 3 = R n = R p 3a 3 R n R p 3a 3 ) will be,

5 ecture 00 Voltageontrolled Oscillators (09/0/03) Page 009 Openoop oncept of an Oscillator Basic closedloop oscillator: Frequency shaping network & amplifier X(jω) H(jω) Y(jω) Fig Oscillator oscillates when H(jω) = j0 Openloop Q: The openloop Q is a measure of how much the closed loop system opposes variations in the oscillation frequency. The higher the Q, the lower the phase noise. Definitions of Q:.) Q = ω o ω where ω o is the frequency of oscillation. 2π Energy Stored 2.) Q = Energy Dissipated per ycle 3.) Q = ω o d 2 dω Arg[H(jω)] ω ω o ω Fig ecture 00 Voltageontrolled Oscillators (09/0/03) Page 000 Voltage ontrolled Oscillators Tuning A voltage controlled oscillator (VO) is an oscillator whose frequency can be varied by a voltage (or current). In local oscillator applications, the VO frequency must be able to be varied over the Rx or Tx range (quickly). Frequency Nonlinear tuning inear tuning Tx or Rx Range Voltage tuning range Fig Tuning variables: apacitance (varactor) urrent Power supply Speed of tuning will be determined by the bandwidth of the phase lock loop.

6 ecture 00 Voltageontrolled Oscillators (09/0/03) Page 00 OSIATORS R Oscillators WienBridge Oscillator ircuit: R A K B R 2 V out Openoop Gain: For simplicity, let R = R 2 = R and = =. K s R G(s) = s2 3 R s G(jω) = (R)2 Equating the loop gain to j0 gives K jω ο R (R)2 ω ο 2 3 R jω ο = j0 The only way this equation can be satisfied is if ω o 2 = R Fig. Osc04 K jω R (R)2 ω2 3 R jω and K =3. ecture 00 Voltageontrolled Oscillators (09/0/03) Page 002 WienBridge Oscillator ontinued How do you realize the amplifier of K = 3? V in V out V out V in = R 2 R R R 2 Fig. Osc05 How does the amplitude stabilize? Thermistor (a resistor whose resistance decreases with increasing temperature) Nonlinear transfer function Example: v in D V R 4 R KR v out v out Slope = R 4 R 4 R 3 2R 2 R R 3 R R 2 R 2 D2 2V v in 2V 2 Slope = R 4 R 4 R 4 2R 2R R 3 V 2 Slope = R 4 R 4 R 3 2R Fig. Osc06

7 ecture 00 Voltageontrolled Oscillators (09/0/03) Page 003 Other R Oscillators R PhaseShift Oscillator: R R 2 3 R 3 R 4 v out Fig. Osc07 If R = R 2 = R 3 = R and = = 3 =, then (R 4 R 3 )(jωr)(ωr)2 G(jω) = [6(ωR)2] jωr [5 (ωr)2] ω osc = 6 R and K = R 4 R 3 = 29 Quadrature Oscillator: R R R R 3 4 V out Fig. Osc08 G(jω) = (jω)2r R 3 4 ω osc = R R 3 4 Other R oscillators: Twintee R oscillator, SallenKey bandpass filter with Q =, Infinite gain, bandpass filter with Q = How do you tune the R oscillator? Must vary either R or or both. ecture 00 Voltageontrolled Oscillators (09/0/03) Page 004 Example The circuit shown is a R oscillator. Find the frequency of oscillation in Hertz and the voltage gain, K, of the voltage amplifiers necessary for oscillation. The voltage amplifiers have infinite input resistance and zero output resistance. R = 0kΩ Solution The loop gain can be found from the schematic R = 0kΩ = nf Vr V shown: x K K T(s) = V = R = r V x = K 2 sr nf 0kΩ S03FES sr sr K = 2 sr s 2 R 2 2sR T(jω) = K 2 jωr ω 2 R 2 jω 2R = j0 We see from this equation that for oscillation to occur, the following conditions must be satisfied: ω 2 R 2 = 0 and K 2 = 2 or ω osc = R = = 0 5 radians/sec. f osc = 5.9kHz and K = 2 =.44 K = nf R = 0kΩ = nf K V out S03FEP

8 ecture 00 Voltageontrolled Oscillators (09/0/03) Page 005 Gm Oscillators Same the quadrature oscillator only implemented in a more I friendly manner. g m V o g m2 V o2 V o V o2 t Fig t Open oop Gain = (s) = s s etting s = jω and setting (jω) = gives, g m g m2 = g mg m2 s 2 g m g m2 ω osc = = g m = g m2 if g m = g m2 and = This circuit is much easier to tune. If the transconductors are MOS transistors, then 2K'I D W g m = Varying the bias current will vary g m and tune the frequency. ecture 00 Voltageontrolled Oscillators (09/0/03) Page 006 Switched apacitor Oscillators oncept Theoretically, the R s of any R oscillator can be replaced by switches and capacitors to create an S oscillator. Quadrature S Oscillator φ φ2 α e V (z) φ φ 2 α 2 φ φ 2 φ 2 φ e V out (z) Fig. Osc09 α α 2 ω osc = T2 = α α 2 f clock (really a frequency translator) The output is a sinusoid at frequency of α α 2 f clock.

9 ecture 00 Voltageontrolled Oscillators (09/0/03) Page 007 Oscillator All oscillators require feedback for oscillation to occur..) Hartley or olpitts oscillators G m R 2 v out G m R 2 v out ω o = 2.) Negative resistance tank ω o = olpitts and R Rp = g m R ω o = Hartley Fig ( 2 ) and 2 = g m R G m R Freq. ontrol v out Fig ecture 00 Voltageontrolled Oscillators (09/0/03) Page 008 Example Hartley Oscillator Find the oscillation frequency, ω osc and g m r ds necessary to oscillate in terms of,, and for the oscillator shown. Solution The smallsignal model for solving g m v gs g m v gs ' this problem is shown. Note that the current from the r ds r ds independent source has two paths. One is through the parallel combination of r ds and, and the v gs v gs other is through and. The openloop gain, V gs /V gs can be found as, SU03E2S4 V gs (s) V gs (s) = g m [r ds (/ s )] s s (/ s ) r ds (/ s ) = s s r ds s2 r ds s s r ds G(s) = V gs(s) V gs (s) = g m r ds (s 2 )(s r ds ) s r ds g m r ds = s 3 r ds s 2 sr ds ( ) g m V Bias r ds I Bias v out SU03E2P4

10 ecture 00 Voltageontrolled Oscillators (09/0/03) Page 009 Example ontinued g m r ds G(jω) = ω 2 jω[ r ds ( ) ω 2 r ds ] = j0 ω osc 2 = ω osc = At the oscillation frequency, we can write that, g m r ds = ω osc 2 = = = g m r ds = ecture 00 Voltageontrolled Oscillators (09/0/03) Page 0020 Example 2 lapp Oscillator A lapp oscillator which is a version of the olpitt s oscillator is shown. Find an expression for the frequency of oscillation and the value of g m R necessary for oscillation. Assume that the output resistance of the FET, r ds, and R arge can be neglected (approach infinity). Solution The smallsignal model for this problem is shown below. The loop gain will be defined as V gs /V gs. Therefore, g m V gs ' R (/s 3 ) V gs = R (/s 3 ) s s s s 2 R (/s 3 ) g m V gs ' R (/s 3 ) s = R (/s 3 ) R (/s 3 ) s s s T(s) = V gs V gs = g m R sr 3 s R sr 3 s s s = g m V gs ' R arge V Bias g m R s R (sr 3 ) s s s R 3 3 R I Bias F02FEP5 V gs F02FES5

11 ecture 00 Voltageontrolled Oscillators (09/0/03) Page 002 Example 2 ontinued g m R T(s) = s R (sr 3 )(s 2 ) T(s) = T(jω) = g m R s R s 3 R 3 sr 3 s 3 R s 2 g m R [ ω 2 ] jω[r ( 3 ) R 3 ω 2 R 3 ] 3 3 = ω osc 2 3 ω osc = 3 = j0 Also, g m R = ω osc 2 = 2 3 = 3 g m R = 3 ecture 00 Voltageontrolled Oscillators (09/0/03) Page 0022 Oscillators ircuits: v o v o2 v o v o2 M v o M2 v o2 M M2 M 2nd Harmonic trap 2 M2 PMOS Oscillator onditions for oscillation: H(s) = g m s 2 s2 s R H(jω) = NMOS Oscillator g m jω ω2 jω R Improved NMOS Oscillator Fig. 2.40A 2 = j0 ω osc 2 = & g m = Output swing of the improved circuit is twice that of the other circuits plus the second harmonic is removed.

12 ecture 00 Voltageontrolled Oscillators (09/0/03) Page 0023 Example 3 Oscillator An oscillator is shown. The value of the inductors,, are 5nH and the capacitor,, is 2.5pF. If the Q of each inductor is 5, find (a.) the value of negative resistance that should be available from the crosscoupled, sourcecoupled pair (M and M2) for oscillation and (b.) design the W/ ratios of M and M2 to realize this negative resistance (if you can t find the negative resistance of part (a.) M assume that the desired negative resistance is 00Ω). Solution (a.) The equivalent circuit seen by the negative resistance circuit is: The frequency of oscillation is given as / 2 or ω o = 2πx09 radians/sec. Therefore the series resistance, R s, is found as R s = ω Q = 2πx0 9 5x09 5 = 2π Ω onverting the series impedance of 2 and 2R s into a parallel impedance gives, Y = 2R s jω2 = 0.5 R s jω R sjω R s jω = 0.5R s R s 2ω22 j 0.5ω s R s 2ω22 2 M2 2mA F00E2P2 2R s F00E2S2A ecture 00 Voltageontrolled Oscillators (09/0/03) Page 0024 Example 3 ontinued The reciprocal of the conductance is the parallel resistance, R p, given as R p = R s 2 ω22 0.5R s = 4π 2 4π2 25 π = 4π(26) = 326.7Ω R neg = 04π Ω = 326.7Ω (b.) The negative resistance seen by the R circuit is found as follows. i in = g m v gs = g m2 v gs2 R in = v in i in = v gs2v gs i in = g m2 g m = 2 g m Assuming the 2mA splits evenly between M and M2 for the negative resistance calculation gives, Thus, g m = g m = g m2 = 2 2mA 0x06 (W/) = W/ = 52π = 84 W/ = 84 W/ 508 = 2 04π M i in v in v gs v gs2 2mA M2 F00E2S2B

13 ecture 00 Voltageontrolled Oscillators (09/0/03) Page 0025 Oscillator VO with PMOS pair: I SS Design: v2 V Inductors = 2 = 7.nH, Q = 8.5 at ontrol 90MHz (Metal 3 with spacing of 2.µm and width of 6.µm and 5 turns) R, and R 2, form ac coupling filters Buffers A and B isolate the VO from the next stages to avoid the pulling effect of the center frequency due to injection from the external load or the prescaler fed by the VO. Buffer A provides a matched 50Ω output impedance and buffer B drives the large capacitance of the prescaler. I SS =.5mA M v ontrol Voltage (V) Fig VO Frequency (MHz) M R R 2 Buffer A Buffer B Fig. 2.4 Output Prescaler ecture 00 Voltageontrolled Oscillators (09/0/03) Page 0026 Relaxation Oscillators ircuit: R R R R I SS M M2 ISS I SS M A I SS M2 A Open oop: losedoop Openoop Fig Assume that in the closed loop circuit is really two 2 capacitors in series and ground the midpoint to obtain the openloop circuit. and are capacitances to ground from the drains of M and M2. H(s) = g mr A s (g m A s)(r D s ) 2 where g m = transconductance of each transistor and D = =. It can be shown that, g m ω o = R A D and Q = 4 D D A A Q max = S oθ (f m ) = f 2 o 4 f m S θ (f m )

14 ecture 00 Voltageontrolled Oscillators (09/0/03) Page 0027 Relaxation Oscillator Experimental Results R R W/ = 00µm/0.5µm g m = /84µS I SS M M2 ISS R = 275Ω = 0.6pF I SS = 3mA Fig f o = 920 MHz Phase noise = 05 dbc/hz for f m = MHz and 5dBc/Hz for f m = 5MHz ecture 00 Voltageontrolled Oscillators (09/0/03) Page 0028 Ring Oscillator VO Threestage ring oscillator: Output M3 M4 Output Input M M2 omparison of a ThreeStage and FourStage Ring Oscillator: Frequency ontrol haracteristic 3Stage Ring Oscillator 4Stage Ring Oscillator Min. Required Gain 2 2 Noise Shaping f Function 27 o 2 f o 2 f m f m 6 Openoop Q Power Dissipation.8mW 3.6mW Frequency ontrol M5 M6 Fig. 2.44

15 ecture 00 Voltageontrolled Oscillators (09/0/03) Page 0029 Example 4 Differential Ring Oscillator A differential ring oscillator is shown. (a.) Find the frequency of oscillation in Hz if R = kω and = pf. R R R R R R (b.) What value of g m is required for oscillation assuming all stages are identical? (c.) What is the maximum positive and maximum negative voltage swing at the drains if I SS = ma and = 2V? Solution I SS I SS I SS SU03FEP6 (a.) The voltage transfer function of a single stage is, V out (s) V in (s) = g mr sr = g mr sτ where τ = R = 09 secs. When the phase shift of each stage is equal to 60, the phase shift around the loop will be 360 or 0. Therefore, the oscillation frequency can be found as, tan(ω osc τ ) = 60 f osc =.732 2π R =.732 2π 0 9 = MHz f osc = MHz ecture 00 Voltageontrolled Oscillators (09/0/03) Page 0030 Example 4 ontinued (b.) The magnitude of the loop gain at the oscillation frequency is given as g m R 3 = (ω osc R) 2 gm R = = 3 = 2 g m = 2 R = 2mS g m = 2mS (c.) v max = = 2V and v min = I SS R = 2 = V v max = 2V and v min = V

16 ecture 00 Voltageontrolled Oscillators (09/0/03) Page 003 Ring Oscillator Experimental Results M3 M Input Frequency ontrol M4 M2 M5 Output M and M2: W/ = 97µm/0.5µm gm = /24µS M3 and M4: W/ = 3.4µm/0.5µm gm = /630µS M5: W/ = 3.4µm/0.5µm ID = 790µA gm = /530µS Fig f o = 2.2GHz Phase noise at MHz = 99.2 dbc/hz General omments: Phase noise is proportional to power dissipation Wide tuning range (2 to ) Poor phase noise performance ecture 00 Voltageontrolled Oscillators (09/0/03) Page 0032 Direct Digital Frequency Synthesizer DDFS A sinusoid is digitized and stored in a ROM. These stored values are applied to a DA at regular time intervals by a reference clock. The frequency is increased by taking fewer, but further separated samples from the ROM lookup table. Block Diagram: Reference lock Frequency Setting Data Phase Accumulator Sine lookup table in ROM bits M bits N bits DA PF Output Fig Operation:.) Phase accumulator adds the frequency setting data to the previous contents once every clock cycle. The most significant bits of the results are used to address the ROM lookup table. 2.) The address decoding circuitry of the ROM selects the corresponding N bit sample and feeds it to the DA. 3.) The DA converts this digital data to an analog signal. 4.) The analog signal is passed through the lowpass filter to smooth the waveform and remove outofband high frequency noise from the signal. Advantages: Disadvantages: Very high frequency resolution (f clock /2N) High power consumption Fast switching time Restricted to low frequencies

17 ecture 00 Voltageontrolled Oscillators (09/0/03) Page 0033 Quadrature VO s Polyphase Oscillator: Oscillator A Oscillator B Fig Two crosscoupled oscillators synchronize in exact quadrature Phase inaccuracy insensitive to mismatch in resonators arge amplitudes available, balanced oscillation available to drive mixer FETs Performance: 830 MHz Unwanted sideband 46 db below wanted sideband eakage 49 db below wanted sideband ecture 00 Voltageontrolled Oscillators (09/0/03) Page 0034 Quadrature Oscillators Frequency Division Approach: K sin(ßt) O Frequency Doubler BPF I Q 2 O 90 K cos(ßt) Fig omments: Start with a single phase local oscillator at twice the desired frequency Divide by 2 is done by positive and negative edge triggered flipflops Phase accuracy depends on timing skews between the flipflop channels (typically 2 )

18 ecture 00 Voltageontrolled Oscillators (09/0/03) Page 0035 VARATORS VARIABE APAITORS One of the components that can be used to vary the frequency is the capacitor. Types of apacitors onsidered pn junction capacitors Standard MOS capacitors Accumulation mode MOS capacitors Polypoly capacitors Metalmetal capacitors haracterization of apacitors Assume is the desired capacitance:.) Dissipation (quality factor) of a capacitor is Q = ωr p where R p is the equivalent resistance in parallel with the capacitor,. 2.) max / min ratio is the ratio of the largest value of capacitance to the smallest when the capacitor is used as a variable capacitor. 3.) Variation of capacitance with the control voltage. 4.) Parasitic capacitors from both terminal of the desired capacitor to ac ground. ecture 00 Voltageontrolled Oscillators (09/0/03) Page 0036 Desirable haracteristics of Varactors.) A high quality factor 2.) A control voltage range compatible with supply voltage 3.) Good tunability over the available control voltage range 4.) Small silicon area (reduces cost) 5.) Reasonably uniform capacitance variation over the available control voltage range 6.) A high max / min ratio Some References for Further Information.) P. Andreani and S. Mattisson, On the Use of MOS Varactors in RF VO s, IEEE J. of SolidState ircuits, vol. 35, no. 6, June 2000, pp ) AS Porret, T. Melly,. Enz, and E. Vittoz, Design of HighQ Varactors for ow Power Wireless Applications Using a Standard MOS Process, IEEE J. of SolidState ircuits, vol. 35, no. 3, March 2000, pp ) E. Pedersen, RF MOS Varactors for 2GHz Applications, Analog Integrated ircuits and Signal Processing, vol. 26, pp. 2736, Jan. 200

19 ecture 00 Voltageontrolled Oscillators (09/0/03) Page 0037 Digitally Varied apacitances In a digital process, highquality capacitors are very difficult to achieve. A highquality variable capacitor is even more difficult to realize. Therefore, digitally controlled capacitances are becoming more popular. V Fine Tune S 4 V Fine Tune S S2 S3 S4 8 6 S2 S3 8 6 SingleEnded S4 Fig oncerns: Switch parasitics Switch ON resistance (will lower Q) Differential ecture 00 Voltageontrolled Oscillators (09/0/03) Page 0038 K vo of Digitally Tuned VOs The value of the VO gain constant can be made smaller which is desirable in many applications of the VO. VO Frequency Digitally Adjustable apacitors V min ontolling Voltage(Fine tune) V max Fig. 3.45

20 ecture 00 Voltageontrolled Oscillators (09/0/03) Page 0039 apacitor Errors.) Oxide gradients 2.) Edge effects 3.) Parasitics 4.) Voltage dependence 5.) Temperature dependence ecture 00 Voltageontrolled Oscillators (09/0/03) Page 0040 apacitor Errors Oxide Gradients Error due to a variation in oxide thickness across the wafer. A A 2 B No common centroid layout A B A 2 ommon centroid layout y x x2 x Only good for onedimensional errors. An alternate approach is to layout numerous repetitions and connect them randomly to achieve a statistical error balanced over the entire area of interest. A B A B A B A B A B A B B A B A B A 0.2% matching of poly resistors was achieved using an array of 50 unit resistors.

21 ecture 00 Voltageontrolled Oscillators (09/0/03) Page 004 apacitor Errors Edge Effects There will always be a randomness on the definition of the edge. However, etching can be influenced by the presence of adjacent structures. For example, Matching of A and B are disturbed by the presence of. A B Improved matching achieve by matching the surroundings of A and B. A B ecture 00 Voltageontrolled Oscillators (09/0/03) Page 0042 apacitor Errors Area/Periphery Ratio The best match between two structures occurs when their areatoperiphery ratios are identical. et = ± and 2 = ± where = the actual capacitance = the desired capacitance (which is proportional to area) = edge uncertainty (which is proportional to the periphery) Solve for the ratio of 2 /, 2 = ± ± = ± ± ± ± If = 2, then 2 = Therefore, the best matching results are obtained when the area/periphery ratio of is equal to the area/periphery ratio of.

22 ecture 00 Voltageontrolled Oscillators (09/0/03) Page 0043 apacitor Errors Relative Accuracy apacitor relative accuracy is proportional to the area of the capacitors and inversely proportional to the difference in values between the two capacitors. For example, 0.04 Relative Accuracy Unit apacitance = pf Unit apacitance = 0.5pF Unit apacitance = 4pF Ratio of apacitors ecture 00 Voltageontrolled Oscillators (09/0/03) Page 0044 apacitor Errors Parasitics Parasitics are normally from the top and bottom plate to ac ground which is typically the substrate. Top Plate Top plate parasitic Desired apacitor Bottom Plate Bottom plate parasitic Top plate parasitic is 0.0 to 0.00 of desired Bottom plate parasitic is 0.05 to 0.2 desired

23 ecture 00 Voltageontrolled Oscillators (09/0/03) Page 0045 Other onsiderations on apacitor Accuracy Decreasing Sensitivity to Edge Variation: A A' A A' B B' Sensitive to edge variation in both upper andlower plates B B' Sensitive to edge varation in upper plate only. Fig A structure that minimizes the ratio of perimeter to area (circle is best). Top Plate of apacitor Bottom plate of capacitor Fig ecture 00 Voltageontrolled Oscillators (09/0/03) Page 0046 Definition of Temperature and Voltage oefficients In general a variable y which is a function of x, y = f(x), can be expressed as a Taylor series, y(x = x 0 ) y(x 0 ) a (x x 0 ) a 2 (x x 0 ) 2 a (x x 0 ) 3 where the coefficients, a i, are defined as, df(x) a = dx x=x 0, a 2 = d2 f(x) 2 dx 2 x=x 0,. The coefficients, a i, are called the firstorder, secondorder,. temperature or voltage coefficients depending on whether x is temperature or voltage. Generally, only the firstorder coefficients are of interest. In the characterization of temperature dependence, it is common practice to use a term called fractional temperature coefficient, T F, which is defined as, T F (T=T 0 ) = df(t) f(t=t 0 ) dt T=T 0 parts per million/ (ppm/ ) or more simply, T F = df(t) f(t) dt parts per million/ (ppm/ ) A similar definition holds for fractional voltage coefficient.

24 ecture 00 Voltageontrolled Oscillators (09/0/03) Page 0047 apacitor Errors Temperature and Voltage Dependence PolysiliconOxideSemiconductor apacitors Absolute accuracy ±0% Relative accuracy ±0.2% Temperature coefficient 25 ppm/ Voltage coefficient 50ppm/V PolysiliconOxidePolysilicon apacitors Absolute accuracy ±0% Relative accuracy ±0.2% Temperature coefficient 25 ppm/ Voltage coefficient 20ppm/V Accuracies depend upon the size of the capacitors. ecture 00 Voltageontrolled Oscillators (09/0/03) Page 0048 SUMMARY haracterization of VO s Frequency, Frequency tuning range Frequency stability Amplitude stability Spectral purity Oscillators R Relaxation oscillators Ring oscillators Direct digital synthesis (DDS) Varactors Used to vary the frequency of R and oscillators

Introduction to CMOS RF Integrated Circuits Design

Introduction to CMOS RF Integrated Circuits Design V. Voltage Controlled Oscillators Fall 2012, Prof. JianJun Zhou V-1 Outline Phase Noise and Spurs Ring VCO LC VCO Frequency Tuning (Varactor, SCA) Phase Noise Estimation Quadrature Phase Generator Fall

More information

Lecture 040 Integrated Circuit Technology - II (5/11/03) Page ECE Frequency Synthesizers P.E. Allen

Lecture 040 Integrated Circuit Technology - II (5/11/03) Page ECE Frequency Synthesizers P.E. Allen Lecture 040 Integrated Circuit Technology - II (5/11/03) Page 040-1 LECTURE 040 INTEGRATED CIRCUIT TECHNOLOGY - II (Reference [7,8]) Objective The objective of this presentation is: 1.) Illustrate and

More information

Lecture 400 Discrete-Time Comparators (4/8/02) Page 400-1

Lecture 400 Discrete-Time Comparators (4/8/02) Page 400-1 Lecture 400 DiscreteTime omparators (4/8/02) Page 4001 LETURE 400 DISRETETIME OMPARATORS (LATHES) (READING: AH 475483) Objective The objective of this presentation is: 1.) Illustrate discretetime comparators

More information

POWER SUPPLY INDUCED JITTER MODELING OF AN ON- CHIP LC OSCILLATOR. Shahriar Rokhsaz, Jinghui Lu, Brian Brunn

POWER SUPPLY INDUCED JITTER MODELING OF AN ON- CHIP LC OSCILLATOR. Shahriar Rokhsaz, Jinghui Lu, Brian Brunn POWER SUPPY INDUED JITTER MODEING OF AN ON- HIP OSIATOR Shahriar Rokhsaz, Jinghui u, Brian Brunn Rockethips Inc. (A Xilinx, Inc. Division) ABSTRAT This paper concentrates on developing a closed-form small

More information

CMOS Comparators. Kyungpook National University. Integrated Systems Lab, Kyungpook National University. Comparators

CMOS Comparators. Kyungpook National University. Integrated Systems Lab, Kyungpook National University. Comparators IsLab Analog Integrated ircuit Design OMP-21 MOS omparators כ Kyungpook National University IsLab Analog Integrated ircuit Design OMP-1 omparators A comparator is used to detect whether a signal is greater

More information

CHAPTER 14 SIGNAL GENERATORS AND WAVEFORM SHAPING CIRCUITS

CHAPTER 14 SIGNAL GENERATORS AND WAVEFORM SHAPING CIRCUITS CHAPTER 4 SIGNA GENERATORS AND WAEFORM SHAPING CIRCUITS Chapter Outline 4. Basic Principles of Sinusoidal Oscillators 4. Op Amp RC Oscillators 4.3 C and Crystal Oscillators 4.4 Bistable Multivibrators

More information

ECE 6412, Spring Final Exam Page 1

ECE 6412, Spring Final Exam Page 1 ECE 64, Spring 005 Final Exam Page FINAL EXAMINATION SOLUTIONS (Average score = 89/00) Problem (0 points This problem is required) A comparator consists of an amplifier cascaded with a latch as shown below.

More information

Discrete-Time Filter (Switched-Capacitor Filter) IC Lab

Discrete-Time Filter (Switched-Capacitor Filter) IC Lab Discreteime Filter (Switchedapacitor Filter) I Lab Discreteime Filters AntiAliasing Filter & Smoothing Filter f pass f stop A attenuation FIR Filters f max Windowing (Kaiser), Optimization 0 f s f max

More information

Advanced Current Mirrors and Opamps

Advanced Current Mirrors and Opamps Advanced Current Mirrors and Opamps David Johns and Ken Martin (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) slide 1 of 26 Wide-Swing Current Mirrors I bias I V I in out out = I in V W L bias ------------

More information

Homework Assignment 11

Homework Assignment 11 Homework Assignment Question State and then explain in 2 3 sentences, the advantage of switched capacitor filters compared to continuous-time active filters. (3 points) Continuous time filters use resistors

More information

Switched-Capacitor Circuits David Johns and Ken Martin University of Toronto

Switched-Capacitor Circuits David Johns and Ken Martin University of Toronto Switched-Capacitor Circuits David Johns and Ken Martin University of Toronto (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) University of Toronto 1 of 60 Basic Building Blocks Opamps Ideal opamps usually

More information

VI. Transistor amplifiers: Biasing and Small Signal Model

VI. Transistor amplifiers: Biasing and Small Signal Model VI. Transistor amplifiers: iasing and Small Signal Model 6.1 Introduction Transistor amplifiers utilizing JT or FET are similar in design and analysis. Accordingly we will discuss JT amplifiers thoroughly.

More information

UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences

UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences E. Alon Final EECS 240 Monday, May 19, 2008 SPRING 2008 You should write your results on the exam

More information

Lecture 23: Negative Resistance Osc, Differential Osc, and VCOs

Lecture 23: Negative Resistance Osc, Differential Osc, and VCOs EECS 142 Lecture 23: Negative Resistance Osc, Differential Osc, and VCOs Prof. Ali M. Niknejad University of California, Berkeley Copyright c 2005 by Ali M. Niknejad A. M. Niknejad University of California,

More information

Homework Assignment 08

Homework Assignment 08 Homework Assignment 08 Question 1 (Short Takes) Two points each unless otherwise indicated. 1. Give one phrase/sentence that describes the primary advantage of an active load. Answer: Large effective resistance

More information

ECE 3050A, Spring 2004 Page 1. FINAL EXAMINATION - SOLUTIONS (Average score = 78/100) R 2 = R 1 =

ECE 3050A, Spring 2004 Page 1. FINAL EXAMINATION - SOLUTIONS (Average score = 78/100) R 2 = R 1 = ECE 3050A, Spring 2004 Page Problem (20 points This problem must be attempted) The simplified schematic of a feedback amplifier is shown. Assume that all transistors are matched and g m ma/v and r ds.

More information

OPERATIONAL AMPLIFIER APPLICATIONS

OPERATIONAL AMPLIFIER APPLICATIONS OPERATIONAL AMPLIFIER APPLICATIONS 2.1 The Ideal Op Amp (Chapter 2.1) Amplifier Applications 2.2 The Inverting Configuration (Chapter 2.2) 2.3 The Non-inverting Configuration (Chapter 2.3) 2.4 Difference

More information

Q. 1 Q. 25 carry one mark each.

Q. 1 Q. 25 carry one mark each. Q. Q. 5 carry one mark each. Q. Consider a system of linear equations: x y 3z =, x 3y 4z =, and x 4y 6 z = k. The value of k for which the system has infinitely many solutions is. Q. A function 3 = is

More information

EE 435. Lecture 2: Basic Op Amp Design. - Single Stage Low Gain Op Amps

EE 435. Lecture 2: Basic Op Amp Design. - Single Stage Low Gain Op Amps EE 435 ecture 2: Basic Op Amp Design - Single Stage ow Gain Op Amps 1 Review from last lecture: How does an amplifier differ from an operational amplifier?? Op Amp Amplifier Amplifier used in open-loop

More information

Final Exam. 55:041 Electronic Circuits. The University of Iowa. Fall 2013.

Final Exam. 55:041 Electronic Circuits. The University of Iowa. Fall 2013. Final Exam Name: Max: 130 Points Question 1 In the circuit shown, the op-amp is ideal, except for an input bias current I b = 1 na. Further, R F = 10K, R 1 = 100 Ω and C = 1 μf. The switch is opened at

More information

3. Basic building blocks. Analog Design for CMOS VLSI Systems Franco Maloberti

3. Basic building blocks. Analog Design for CMOS VLSI Systems Franco Maloberti Inverter with active load It is the simplest gain stage. The dc gain is given by the slope of the transfer characteristics. Small signal analysis C = C gs + C gs,ov C 2 = C gd + C gd,ov + C 3 = C db +

More information

Basic Principles of Sinusoidal Oscillators

Basic Principles of Sinusoidal Oscillators Basic Principles of Sinusoidal Oscillators Linear oscillator Linear region of circuit: linear oscillation Nonlinear region of circuit: amplitudes stabilization Barkhausen criterion X S Amplifier A X O

More information

Schedule. ECEN 301 Discussion #20 Exam 2 Review 1. Lab Due date. Title Chapters HW Due date. Date Day Class No. 10 Nov Mon 20 Exam Review.

Schedule. ECEN 301 Discussion #20 Exam 2 Review 1. Lab Due date. Title Chapters HW Due date. Date Day Class No. 10 Nov Mon 20 Exam Review. Schedule Date Day lass No. 0 Nov Mon 0 Exam Review Nov Tue Title hapters HW Due date Nov Wed Boolean Algebra 3. 3.3 ab Due date AB 7 Exam EXAM 3 Nov Thu 4 Nov Fri Recitation 5 Nov Sat 6 Nov Sun 7 Nov Mon

More information

Lecture 320 Improved Open-Loop Comparators and Latches (3/28/10) Page 320-1

Lecture 320 Improved Open-Loop Comparators and Latches (3/28/10) Page 320-1 Lecture 32 Improved OpenLoop Comparators and es (3/28/1) Page 321 LECTURE 32 IMPROVED OPENLOOP COMPARATORS AND LATCHES LECTURE ORGANIZATION Outline Autozeroing Hysteresis Simple es Summary CMOS Analog

More information

ELEN 610 Data Converters

ELEN 610 Data Converters Spring 04 S. Hoyos - EEN-60 ELEN 60 Data onverters Sebastian Hoyos Texas A&M University Analog and Mixed Signal Group Spring 04 S. Hoyos - EEN-60 Electronic Noise Signal to Noise ratio SNR Signal Power

More information

Chapter 4 Field-Effect Transistors

Chapter 4 Field-Effect Transistors Chapter 4 Field-Effect Transistors Microelectronic Circuit Design Richard C. Jaeger Travis N. Blalock 5/5/11 Chap 4-1 Chapter Goals Describe operation of MOSFETs. Define FET characteristics in operation

More information

ECE-343 Test 1: Feb 10, :00-8:00pm, Closed Book. Name : SOLUTION

ECE-343 Test 1: Feb 10, :00-8:00pm, Closed Book. Name : SOLUTION ECE-343 Test : Feb 0, 00 6:00-8:00pm, Closed Book Name : SOLUTION C Depl = C J0 + V R /V o ) m C Diff = τ F g m ω T = g m C µ + C π ω T = g m I / D C GD + C or V OV GS b = τ i τ i = R i C i ω H b Z = Z

More information

System on a Chip. Prof. Dr. Michael Kraft

System on a Chip. Prof. Dr. Michael Kraft System on a Chip Prof. Dr. Michael Kraft Lecture 3: Sample and Hold Circuits Switched Capacitor Circuits Circuits and Systems Sampling Signal Processing Sample and Hold Analogue Circuits Switched Capacitor

More information

EE 435. Lecture 2: Basic Op Amp Design. - Single Stage Low Gain Op Amps

EE 435. Lecture 2: Basic Op Amp Design. - Single Stage Low Gain Op Amps EE 435 ecture 2: Basic Op mp Design - Single Stage ow Gain Op mps 1 Review from last lecture: How does an amplifier differ from an operational amplifier?? Op mp mplifier mplifier used in open-loop applications

More information

55:041 Electronic Circuits The University of Iowa Fall Exam 2

55:041 Electronic Circuits The University of Iowa Fall Exam 2 Exam 2 Name: Score /60 Question 1 One point unless indicated otherwise. 1. An engineer measures the (step response) rise time of an amplifier as t r = 0.35 μs. Estimate the 3 db bandwidth of the amplifier.

More information

Electronic Circuits Summary

Electronic Circuits Summary Electronic Circuits Summary Andreas Biri, D-ITET 6.06.4 Constants (@300K) ε 0 = 8.854 0 F m m 0 = 9. 0 3 kg k =.38 0 3 J K = 8.67 0 5 ev/k kt q = 0.059 V, q kt = 38.6, kt = 5.9 mev V Small Signal Equivalent

More information

Transistor amplifiers: Biasing and Small Signal Model

Transistor amplifiers: Biasing and Small Signal Model Transistor amplifiers: iasing and Small Signal Model Transistor amplifiers utilizing JT or FT are similar in design and analysis. Accordingly we will discuss JT amplifiers thoroughly. Then, similar FT

More information

Voltage-Controlled Oscillator (VCO)

Voltage-Controlled Oscillator (VCO) Voltage-Controlled Oscillator (VCO) Desirable characteristics: Monotonic f osc vs. V C characteristic with adequate frequency range f max f osc Well-defined K vco f min slope = K vco VC V C in V K F(s)

More information

1/13/12 V DS. I d V GS. C ox ( = f (V GS ,V DS ,V SB = I D. + i d + I ΔV + I ΔV BS V BS. 19 January 2012

1/13/12 V DS. I d V GS. C ox ( = f (V GS ,V DS ,V SB = I D. + i d + I ΔV + I ΔV BS V BS. 19 January 2012 /3/ 9 January 0 Study the linear model of MOS transistor around an operating point." MOS in saturation: V GS >V th and V S >V GS -V th " VGS vi - I d = I i d VS I d = µ n ( L V V γ Φ V Φ GS th0 F SB F

More information

Chapter 13 Small-Signal Modeling and Linear Amplification

Chapter 13 Small-Signal Modeling and Linear Amplification Chapter 13 Small-Signal Modeling and Linear Amplification Microelectronic Circuit Design Richard C. Jaeger Travis N. Blalock 1/4/12 Chap 13-1 Chapter Goals Understanding of concepts related to: Transistors

More information

Lecture 37: Frequency response. Context

Lecture 37: Frequency response. Context EECS 05 Spring 004, Lecture 37 Lecture 37: Frequency response Prof J. S. Smith EECS 05 Spring 004, Lecture 37 Context We will figure out more of the design parameters for the amplifier we looked at in

More information

Lecture 310 Open-Loop Comparators (3/28/10) Page 310-1

Lecture 310 Open-Loop Comparators (3/28/10) Page 310-1 Lecture 310 Open-Loop Comparators (3/28/10) Page 310-1 LECTURE 310 OPEN-LOOP COMPARATORS LECTURE ORGANIZATION Outline Characterization of comparators Dominant pole, open-loop comparators Two-pole, open-loop

More information

EECS240 Spring Today s Lecture. Lecture 2: CMOS Technology and Passive Devices. Lingkai Kong EECS. EE240 CMOS Technology

EECS240 Spring Today s Lecture. Lecture 2: CMOS Technology and Passive Devices. Lingkai Kong EECS. EE240 CMOS Technology EECS240 Spring 2013 Lecture 2: CMOS Technology and Passive Devices Lingkai Kong EECS Today s Lecture EE240 CMOS Technology Passive devices Motivation Resistors Capacitors (Inductors) Next time: MOS transistor

More information

Stability and Frequency Compensation

Stability and Frequency Compensation 類比電路設計 (3349) - 2004 Stability and Frequency ompensation hing-yuan Yang National hung-hsing University Department of Electrical Engineering Overview Reading B Razavi hapter 0 Introduction In this lecture,

More information

CMOS Devices. PN junctions and diodes NMOS and PMOS transistors Resistors Capacitors Inductors Bipolar transistors

CMOS Devices. PN junctions and diodes NMOS and PMOS transistors Resistors Capacitors Inductors Bipolar transistors CMOS Devices PN junctions and diodes NMOS and PMOS transistors Resistors Capacitors Inductors Bipolar transistors PN Junctions Diffusion causes depletion region D.R. is insulator and establishes barrier

More information

ECE-343 Test 2: Mar 21, :00-8:00, Closed Book. Name : SOLUTION

ECE-343 Test 2: Mar 21, :00-8:00, Closed Book. Name : SOLUTION ECE-343 Test 2: Mar 21, 2012 6:00-8:00, Closed Book Name : SOLUTION 1. (25 pts) (a) Draw a circuit diagram for a differential amplifier designed under the following constraints: Use only BJTs. (You may

More information

Lecture 13 MOSFET as an amplifier with an introduction to MOSFET small-signal model and small-signal schematics. Lena Peterson

Lecture 13 MOSFET as an amplifier with an introduction to MOSFET small-signal model and small-signal schematics. Lena Peterson Lecture 13 MOSFET as an amplifier with an introduction to MOSFET small-signal model and small-signal schematics Lena Peterson 2015-10-13 Outline (1) Why is the CMOS inverter gain not infinite? Large-signal

More information

Circuits. L5: Fabrication and Layout -2 ( ) B. Mazhari Dept. of EE, IIT Kanpur. B. Mazhari, IITK. G-Number

Circuits. L5: Fabrication and Layout -2 ( ) B. Mazhari Dept. of EE, IIT Kanpur. B. Mazhari, IITK. G-Number EE610: CMOS Analog Circuits L5: Fabrication and Layout -2 (12.8.2013) B. Mazhari Dept. of EE, IIT Kanpur 44 Passive Components: Resistor Besides MOS transistors, sometimes one requires to implement passive

More information

MOS Transistor Theory

MOS Transistor Theory MOS Transistor Theory So far, we have viewed a MOS transistor as an ideal switch (digital operation) Reality: less than ideal EE 261 Krish Chakrabarty 1 Introduction So far, we have treated transistors

More information

CMOS Cross Section. EECS240 Spring Dimensions. Today s Lecture. Why Talk About Passives? EE240 Process

CMOS Cross Section. EECS240 Spring Dimensions. Today s Lecture. Why Talk About Passives? EE240 Process EECS240 Spring 202 CMOS Cross Section Metal p - substrate p + diffusion Lecture 2: CMOS Technology and Passive Devices Poly n - well n + diffusion Elad Alon Dept. of EECS EECS240 Lecture 2 4 Today s Lecture

More information

LAYOUT TECHNIQUES. Dr. Ivan Grech

LAYOUT TECHNIQUES. Dr. Ivan Grech LAYOUT TECHNIQUES OUTLINE Transistor Layout Resistor Layout Capacitor Layout Floor planning Mixed A/D Layout Automatic Analog Layout Layout Techniques Main Layers in a typical Double-Poly, Double-Metal

More information

Lecture 020 Review of CMOS Technology (09/01/03) Page 020-1

Lecture 020 Review of CMOS Technology (09/01/03) Page 020-1 Lecture 020 Review of CMOS Technology (09/01/03) Page 020-1 LECTURE 020 REVIEW OF CMOS TECHNOLOGY INTRODUCTION Objective Provide sufficient background to understand the limits and capabilities of CMOS

More information

Introduction to CMOS VLSI. Chapter 2: CMOS Transistor Theory. Harris, 2004 Updated by Li Chen, Outline

Introduction to CMOS VLSI. Chapter 2: CMOS Transistor Theory. Harris, 2004 Updated by Li Chen, Outline Introduction to MOS VLSI Design hapter : MOS Transistor Theory copyright@david Harris, 004 Updated by Li hen, 010 Outline Introduction MOS apacitor nmos IV haracteristics pmos IV haracteristics Gate and

More information

Input and Output Impedances with Feedback

Input and Output Impedances with Feedback EE 3 Lecture Basic Feedback Configurations Generalized Feedback Schemes Integrators Differentiators First-order active filters Second-order active filters Review from Last Time Input and Output Impedances

More information

Lecture 120 Compensation of Op Amps-I (1/30/02) Page ECE Analog Integrated Circuit Design - II P.E. Allen

Lecture 120 Compensation of Op Amps-I (1/30/02) Page ECE Analog Integrated Circuit Design - II P.E. Allen Lecture 20 Compensation of Op AmpsI (/30/02) Page 20 LECTURE 20 COMPENSATION OF OP AMPS I (READING: GHLM 425434 and 624638, AH 249260) INTRODUCTION The objective of this presentation is to present the

More information

CHAPTER 3: TRANSISTOR MOSFET DR. PHAM NGUYEN THANH LOAN. Hà Nội, 9/24/2012

CHAPTER 3: TRANSISTOR MOSFET DR. PHAM NGUYEN THANH LOAN. Hà Nội, 9/24/2012 1 CHAPTER 3: TRANSISTOR MOSFET DR. PHAM NGUYEN THANH LOAN Hà Nội, 9/24/2012 Chapter 3: MOSFET 2 Introduction Classifications JFET D-FET (Depletion MOS) MOSFET (Enhancement E-FET) DC biasing Small signal

More information

V in (min) and V in (min) = (V OH -V OL ) dv out (0) dt = A p 1 V in = = 10 6 = 1V/µs

V in (min) and V in (min) = (V OH -V OL ) dv out (0) dt = A p 1 V in = = 10 6 = 1V/µs ECE 642, Spring 2003 - Final Exam Page FINAL EXAMINATION (ALLEN) - SOLUTION (Average Score = 9/20) Problem - (20 points - This problem is required) An open-loop comparator has a gain of 0 4, a dominant

More information

Digital Integrated Circuits A Design Perspective

Digital Integrated Circuits A Design Perspective Semiconductor Memories Adapted from Chapter 12 of Digital Integrated Circuits A Design Perspective Jan M. Rabaey et al. Copyright 2003 Prentice Hall/Pearson Outline Memory Classification Memory Architectures

More information

ELEN0037 Microelectronic IC Design. Prof. Dr. Michael Kraft

ELEN0037 Microelectronic IC Design. Prof. Dr. Michael Kraft ELEN0037 Microelectronic IC Design Prof. Dr. Michael Kraft Lecture 2: Technological Aspects Technology Passive components Active components CMOS Process Basic Layout Scaling CMOS Technology Integrated

More information

EE 505. Lecture 27. ADC Design Pipeline

EE 505. Lecture 27. ADC Design Pipeline EE 505 Lecture 7 AD Design Pipeline Review Sampling Noise V n5 R S5 dv REF V n4 R S4 V ns V ns β= + If the ON impedance of the switches is small and it is assumed that = =, it can be shown that Vˆ IN-RMS

More information

EE115C Digital Electronic Circuits Homework #4

EE115C Digital Electronic Circuits Homework #4 EE115 Digital Electronic ircuits Homework #4 Problem 1 Power Dissipation Solution Vdd =1.0V onsider the source follower circuit used to drive a load L =20fF shown above. M1 and M2 are both NMOS transistors

More information

Homework Assignment 09

Homework Assignment 09 Homework Assignment 09 Question 1 (Short Takes) Two points each unless otherwise indicated. 1. What is the 3-dB bandwidth of the amplifier shown below if r π = 2.5K, r o = 100K, g m = 40 ms, and C L =

More information

CMOS Cross Section. EECS240 Spring Today s Lecture. Dimensions. CMOS Process. Devices. Lecture 2: CMOS Technology and Passive Devices

CMOS Cross Section. EECS240 Spring Today s Lecture. Dimensions. CMOS Process. Devices. Lecture 2: CMOS Technology and Passive Devices EECS240 Spring 2008 CMOS Cross Section Metal p - substrate p + diffusion Lecture 2: CMOS echnology and Passive Devices Poly n - well n + diffusion Elad Alon Dept. of EECS EECS240 Lecture 2 4 oday s Lecture

More information

Design of crystal oscillators

Design of crystal oscillators Design of crystal oscillators Willy Sansen KULeuven, ESAT-MICAS Leuven, Belgium willy.sansen@esat.kuleuven.be Willy Sansen 0-05 22 Table of contents Oscillation principles Crystals Single-transistor oscillator

More information

Characteristics of Passive IC Devices

Characteristics of Passive IC Devices 008/Oct 8 esistors Characteristics of Passive IC Devices Poly esistance Diffusion esistance Well esistance Parasitic esistance Capacitors Poly Capacitors MOS Capacitors MIM Capacitors Parasitic Capacitors

More information

Common Drain Stage (Source Follower) Claudio Talarico, Gonzaga University

Common Drain Stage (Source Follower) Claudio Talarico, Gonzaga University Common Drain Stage (Source Follower) Claudio Talarico, Gonzaga University Common Drain Stage v gs v i - v o V DD v bs - v o R S Vv IN i v i G C gd C+C gd gb B&D v s vv OUT o + V S I B R L C L v gs - C

More information

Operational Amplifiers

Operational Amplifiers Operational Amplifiers A Linear IC circuit Operational Amplifier (op-amp) An op-amp is a high-gain amplifier that has high input impedance and low output impedance. An ideal op-amp has infinite gain and

More information

Refinements to Incremental Transistor Model

Refinements to Incremental Transistor Model Refinements to Incremental Transistor Model This section presents modifications to the incremental models that account for non-ideal transistor behavior Incremental output port resistance Incremental changes

More information

Lecture 12 CMOS Delay & Transient Response

Lecture 12 CMOS Delay & Transient Response EE 471: Transport Phenomena in Solid State Devices Spring 2018 Lecture 12 CMOS Delay & Transient Response Bryan Ackland Department of Electrical and Computer Engineering Stevens Institute of Technology

More information

Lecture 6, ATIK. Switched-capacitor circuits 2 S/H, Some nonideal effects Continuous-time filters

Lecture 6, ATIK. Switched-capacitor circuits 2 S/H, Some nonideal effects Continuous-time filters Lecture 6, ATIK Switched-capacitor circuits 2 S/H, Some nonideal effects Continuous-time filters What did we do last time? Switched capacitor circuits The basics Charge-redistribution analysis Nonidealties

More information

Chapter 8: Converter Transfer Functions

Chapter 8: Converter Transfer Functions Chapter 8. Converter Transfer Functions 8.1. Review of Bode plots 8.1.1. Single pole response 8.1.2. Single zero response 8.1.3. Right half-plane zero 8.1.4. Frequency inversion 8.1.5. Combinations 8.1.6.

More information

Lecture 120 Filters and Charge Pumps (6/9/03) Page 120-1

Lecture 120 Filters and Charge Pumps (6/9/03) Page 120-1 Lecture 120 Filters and Charge Pumps (6/9/03) Page 1201 LECTURE 120 FILTERS AND CHARGE PUMPS (READING: [4,6,9,10]) Objective The objective of this presentation is examine the circuits aspects of loop filters

More information

Studio 9 Review Operational Amplifier Stability Compensation Miller Effect Phase Margin Unity Gain Frequency Slew Rate Limiting Reading: Text sec 5.

Studio 9 Review Operational Amplifier Stability Compensation Miller Effect Phase Margin Unity Gain Frequency Slew Rate Limiting Reading: Text sec 5. Studio 9 Review Operational Amplifier Stability Compensation Miller Effect Phase Margin Unity Gain Frequency Slew Rate Limiting Reading: Text sec 5.2 pp. 232-242 Two-stage op-amp Analysis Strategy Recognize

More information

ECEN 326 Electronic Circuits

ECEN 326 Electronic Circuits ECEN 326 Electronic Circuits Stability Dr. Aydın İlker Karşılayan Texas A&M University Department of Electrical and Computer Engineering Ideal Configuration V i Σ V ε a(s) V o V fb f a(s) = V o V ε (s)

More information

Nyquist-Rate A/D Converters

Nyquist-Rate A/D Converters IsLab Analog Integrated ircuit Design AD-51 Nyquist-ate A/D onverters כ Kyungpook National University IsLab Analog Integrated ircuit Design AD-1 Nyquist-ate MOS A/D onverters Nyquist-rate : oversampling

More information

DESIGN MICROELECTRONICS ELCT 703 (W17) LECTURE 3: OP-AMP CMOS CIRCUIT. Dr. Eman Azab Assistant Professor Office: C

DESIGN MICROELECTRONICS ELCT 703 (W17) LECTURE 3: OP-AMP CMOS CIRCUIT. Dr. Eman Azab Assistant Professor Office: C MICROELECTRONICS ELCT 703 (W17) LECTURE 3: OP-AMP CMOS CIRCUIT DESIGN Dr. Eman Azab Assistant Professor Office: C3.315 E-mail: eman.azab@guc.edu.eg 1 TWO STAGE CMOS OP-AMP It consists of two stages: First

More information

LECTURE 090 FILTERS AND CHARGE PUMPS

LECTURE 090 FILTERS AND CHARGE PUMPS Lecture 090 Filters and Charge Pumps (09/01/03) Page 0901 LECTURE 090 FILTERS AND CHARGE PUMPS Objective The objective of this presentation is to examine the circuits aspects of loop filters and charge

More information

Last Name _Di Tredici_ Given Name _Venere_ ID Number

Last Name _Di Tredici_ Given Name _Venere_ ID Number Last Name _Di Tredici_ Given Name _Venere_ ID Number 0180713 Question n. 1 Discuss noise in MEMS accelerometers, indicating the different physical sources and which design parameters you can act on (with

More information

ECE 6412, Spring Final Exam Page 1 FINAL EXAMINATION NAME SCORE /120

ECE 6412, Spring Final Exam Page 1 FINAL EXAMINATION NAME SCORE /120 ECE 6412, Spring 2002 Final Exam Page 1 FINAL EXAMINATION NAME SCORE /120 Problem 1O 2O 3 4 5 6 7 8 Score INSTRUCTIONS: This exam is closed book with four sheets of notes permitted. The exam consists of

More information

Chapter 10 Feedback. PART C: Stability and Compensation

Chapter 10 Feedback. PART C: Stability and Compensation 1 Chapter 10 Feedback PART C: Stability and Compensation Example: Non-inverting Amplifier We are analyzing the two circuits (nmos diff pair or pmos diff pair) to realize this symbol: either of the circuits

More information

Case Study: Parallel Coupled- Line Combline Filter

Case Study: Parallel Coupled- Line Combline Filter MICROWAVE AND RF DESIGN MICROWAVE AND RF DESIGN Case Study: Parallel Coupled- Line Combline Filter Presented by Michael Steer Reading: 6. 6.4 Index: CS_PCL_Filter Based on material in Microwave and RF

More information

Fig. 1 CMOS Transistor Circuits (a) Inverter Out = NOT In, (b) NOR-gate C = NOT (A or B)

Fig. 1 CMOS Transistor Circuits (a) Inverter Out = NOT In, (b) NOR-gate C = NOT (A or B) 1 Introduction to Transistor-Level Logic Circuits 1 By Prawat Nagvajara At the transistor level of logic circuits, transistors operate as switches with the logic variables controlling the open or closed

More information

C R. Consider from point of view of energy! Consider the RC and LC series circuits shown:

C R. Consider from point of view of energy! Consider the RC and LC series circuits shown: ircuits onsider the R and series circuits shown: ++++ ---- R ++++ ---- Suppose that the circuits are formed at t with the capacitor charged to value. There is a qualitative difference in the time development

More information

Design of Analog Integrated Circuits

Design of Analog Integrated Circuits Design of Analog Integrated Circuits Chapter 11: Introduction to Switched- Capacitor Circuits Textbook Chapter 13 13.1 General Considerations 13.2 Sampling Switches 13.3 Switched-Capacitor Amplifiers 13.4

More information

Switched Capacitor Filters (SCF)

Switched Capacitor Filters (SCF) Switched apacitor Filters SF) Passive Filters omponents are R, L, Big, Heavy, discrete Inductors are limited in quality Designed in sdomain Active R filters omponents are Opamps, OTAs, R s and s an be

More information

Master Degree in Electronic Engineering. Analog and Telecommunication Electronics course Prof. Del Corso Dante A.Y Switched Capacitor

Master Degree in Electronic Engineering. Analog and Telecommunication Electronics course Prof. Del Corso Dante A.Y Switched Capacitor Master Degree in Electronic Engineering TOP-UIC Torino-Chicago Double Degree Project Analog and Telecommunication Electronics course Prof. Del Corso Dante A.Y. 2013-2014 Switched Capacitor Working Principles

More information

Lecture 15: MOS Transistor models: Body effects, SPICE models. Context. In the last lecture, we discussed the modes of operation of a MOS FET:

Lecture 15: MOS Transistor models: Body effects, SPICE models. Context. In the last lecture, we discussed the modes of operation of a MOS FET: Lecture 15: MOS Transistor models: Body effects, SPICE models Context In the last lecture, we discussed the modes of operation of a MOS FET: oltage controlled resistor model I- curve (Square-Law Model)

More information

Advantages of Using CMOS

Advantages of Using CMOS Advantages of Using CMOS Compact (shared diffusion regions) Very low static power dissipation High noise margin (nearly ideal inverter voltage transfer characteristic) Very well modeled and characterized

More information

Digital Integrated Circuits A Design Perspective. Semiconductor. Memories. Memories

Digital Integrated Circuits A Design Perspective. Semiconductor. Memories. Memories Digital Integrated Circuits A Design Perspective Semiconductor Chapter Overview Memory Classification Memory Architectures The Memory Core Periphery Reliability Case Studies Semiconductor Memory Classification

More information

Nyquist-Rate D/A Converters. D/A Converter Basics.

Nyquist-Rate D/A Converters. D/A Converter Basics. Nyquist-Rate D/A Converters David Johns and Ken Martin (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) slide 1 of 20 D/A Converter Basics. B in D/A is a digital signal (or word), B in b i B in = 2 1

More information

Time Varying Circuit Analysis

Time Varying Circuit Analysis MAS.836 Sensor Systems for Interactive Environments th Distributed: Tuesday February 16, 2010 Due: Tuesday February 23, 2010 Problem Set # 2 Time Varying Circuit Analysis The purpose of this problem set

More information

EE 560 CHIP INPUT AND OUTPUT (I/0) CIRCUITS. Kenneth R. Laker, University of Pennsylvania

EE 560 CHIP INPUT AND OUTPUT (I/0) CIRCUITS. Kenneth R. Laker, University of Pennsylvania 1 EE 560 CHIP INPUT AND OUTPUT (I/0) CIRCUITS 2 -> ESD PROTECTION CIRCUITS (INPUT PADS) -> ON-CHIP CLOCK GENERATION & DISTRIBUTION -> OUTPUT PADS -> ON-CHIP NOISE DUE TO PARASITIC INDUCTANCE -> SUPER BUFFER

More information

Operational Amplifier (Op-Amp) Operational Amplifiers. OP-Amp: Components. Internal Design of LM741

Operational Amplifier (Op-Amp) Operational Amplifiers. OP-Amp: Components. Internal Design of LM741 (Op-Amp) s Prof. Dr. M. Zahurul Haq zahurul@me.buet.ac.bd http://teacher.buet.ac.bd/zahurul/ Department of Mechanical Engineering Bangladesh University of Engineering & Technology ME 475: Mechatronics

More information

Deliyannis, Theodore L. et al "Two Integrator Loop OTA-C Filters" Continuous-Time Active Filter Design Boca Raton: CRC Press LLC,1999

Deliyannis, Theodore L. et al Two Integrator Loop OTA-C Filters Continuous-Time Active Filter Design Boca Raton: CRC Press LLC,1999 Deliyannis, Theodore L. et al "Two Integrator Loop OTA-C Filters" Continuous-Time Active Filter Design Boca Raton: CRC Press LLC,1999 Chapter 9 Two Integrator Loop OTA-C Filters 9.1 Introduction As discussed

More information

Lecture 210 Physical Aspects of ICs (12/15/01) Page 210-1

Lecture 210 Physical Aspects of ICs (12/15/01) Page 210-1 Lecture 210 Physical Aspects of ICs (12/15/01) Page 210-1 LECTURE 210 PHYSICAL ASPECTS OF ICs (READING: Text-Sec. 2.5, 2.6, 2.8) INTRODUCTION Objective Illustrate the physical aspects of integrated circuits

More information

Lecture 5: DC & Transient Response

Lecture 5: DC & Transient Response Lecture 5: DC & Transient Response Outline q Pass Transistors q DC Response q Logic Levels and Noise Margins q Transient Response q RC Delay Models q Delay Estimation 2 Activity 1) If the width of a transistor

More information

CE/CS Amplifier Response at High Frequencies

CE/CS Amplifier Response at High Frequencies .. CE/CS Amplifier Response at High Frequencies INEL 4202 - Manuel Toledo August 20, 2012 INEL 4202 - Manuel Toledo CE/CS High Frequency Analysis 1/ 24 Outline.1 High Frequency Models.2 Simplified Method.3

More information

University of Toronto. Final Exam

University of Toronto. Final Exam University of Toronto Final Exam Date - Dec 16, 013 Duration:.5 hrs ECE331 Electronic Circuits Lecturer - D. Johns ANSWER QUESTIONS ON THESE SHEETS USING BACKS IF NECESSARY 1. Equation sheet is on last

More information

Spectral Analysis of Noise in Switching LC-Oscillators

Spectral Analysis of Noise in Switching LC-Oscillators Spectral Analysis of Noise in Switching LC-Oscillators 71 Sub-Outline Duty Cycle of g m -cell Small-Signal Gain Oscillation Condition LC-Tank Noise g m -cell Noise Tail-Current Source Noise (Phase) Noise

More information

ECE 546 Lecture 11 MOS Amplifiers

ECE 546 Lecture 11 MOS Amplifiers ECE 546 Lecture MOS Amplifiers Spring 208 Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jesa@illinois.edu ECE 546 Jose Schutt Aine Amplifiers Definitions Used to increase

More information

Microelectronic Circuit Design 4th Edition Errata - Updated 4/4/14

Microelectronic Circuit Design 4th Edition Errata - Updated 4/4/14 Chapter Text # Inside back cover: Triode region equation should not be squared! i D = K n v GS "V TN " v & DS % ( v DS $ 2 ' Page 49, first exercise, second answer: -1.35 x 10 6 cm/s Page 58, last exercise,

More information

Q. 1 Q. 25 carry one mark each.

Q. 1 Q. 25 carry one mark each. GATE 5 SET- ELECTRONICS AND COMMUNICATION ENGINEERING - EC Q. Q. 5 carry one mark each. Q. The bilateral Laplace transform of a function is if a t b f() t = otherwise (A) a b s (B) s e ( a b) s (C) e as

More information

EECS 105: FALL 06 FINAL

EECS 105: FALL 06 FINAL University of California College of Engineering Department of Electrical Engineering and Computer Sciences Jan M. Rabaey TuTh 2-3:30 Wednesday December 13, 12:30-3:30pm EECS 105: FALL 06 FINAL NAME Last

More information

Some of the different forms of a signal, obtained by transformations, are shown in the figure. jwt e z. jwt z e

Some of the different forms of a signal, obtained by transformations, are shown in the figure. jwt e z. jwt z e Transform methods Some of the different forms of a signal, obtained by transformations, are shown in the figure. X(s) X(t) L - L F - F jw s s jw X(jw) X*(t) F - F X*(jw) jwt e z jwt z e X(nT) Z - Z X(z)

More information

EE 435 Lecture 44. Switched-Capacitor Amplifiers Other Integrated Filters

EE 435 Lecture 44. Switched-Capacitor Amplifiers Other Integrated Filters EE 435 Lecture 44 Switched-Capacitor Amplifiers Other Integrated Filters Switched-Capacitor Amplifiers Noninverting Amplifier Inverting Amplifier C A V = C C A V = - C Accurate control of gain is possible

More information