Spectral Analysis of Noise in Switching LC-Oscillators
|
|
- Philomena Burke
- 5 years ago
- Views:
Transcription
1 Spectral Analysis of Noise in Switching LC-Oscillators 71
2 Sub-Outline Duty Cycle of g m -cell Small-Signal Gain Oscillation Condition LC-Tank Noise g m -cell Noise Tail-Current Source Noise (Phase) Noise Factor Bipolar VCO (Phase) Noise Factor CMOS VCO Bipolar vs. CMOS VCO 7
3 Is it Indeed so Simple? i GTK C V L C V LC-tank noise i C1 v B1 v B Q 1 Q i B1 i B i C transconductor noise Q CS i TCS tail-current source noise noise from the transistors Q 1 and Q is switched ON and OFF noise from current source Q CS is modulated by oscillator switching 73
4 g m -cell Transfer Function small-signal gain in the presence of a large signal I OUT di OUT dv IN VIN -g d/f 0 1/f 0 g i 1/f 0 T 0 T 0 T 0 /4 / 4 ( ) ji0t g t e dt sin( i d ) 1 gi gd d id k Fourier domain (magnitude) complex harmonic components g -4 g - g 0 g g 4-4f 0-3f 0 -f 0 -f 0 f 0 f 0 3f 0 4f 0 74
5 LC-Tank Noise Contribution phase-modulating noise component: 1 ipm in, O ( f0 ) in, O ( f0 ) in, O ( f0 ) in, O ( f0) i ( g g ) v ( f ) ( g g ) v ( f ) PM 0 N 0 0 N 0 phase-related noise power (k>>1, g=g 0 =g ± ): TK 0 i ( R ) ( g g ) v ( R ) PM LC-tank noise transfer function: ( TK ) ( g0 g ) GTK g R LC-tank noise factor: N TK PM TK g0 g v R N TK GTKv R N TK i ( R ) ( ) ( ) ( ) 4KTGTK F( RTK ) 1 4KTG 4KTG 4KTG 4KTG TK TK TK TK 79
6 Collector-Current Current Noise Transfer Function in Limiting Region i C1 V CC CV L CV R TK / R TK / i C1 Q 1 i C1 Q 1 I TAIL i C1 80
7 Collector-Current Current Noise Transfer Function in Limiting Region i C1 i C1 i C1 i C1 R TK / R TK / R TK / R TK / Q 1 Q 1 i C1 I TAIL i ( I ) 0 PM C 81
8 Base-Resistance Noise Transfer Function in Limiting Region V CC R TK / R TK / R TK / R TK / CV L CV Q 1 v B1 g m v B1 Q 1 v B1 g m v B1 Q 1 gm I TAIL I TAIL I TAIL i ( r ) 0 PM B g m -cell input-noise linear and limiting transfer function: g( vn, g m IN ) : 0 -g 1 / f 0 N ( min ) ( N ( B ) N ( C ) / m) 4 B / m v g v r i I g KTr KT g 8
9 g m -Cell Noise Contributions phase-related noise power: 1 gi m IN i i m IN m IN m IN i ( g ) ( g g ) v ( g ) v ( g ) dg v ( g ) PM N N N d d g m -cell noise transfer function: gm 1 g ( g ) dg d( ) ( kg ) kg k g m -cell noise factors: m IN TK TK PM B kgtk KTrB i ( r ) 4 F( rb ) krg B TK kc 4KTG 4KTG TK TK PM C kgtk KT gm i ( I ) / 1 F( IC ) kgtk / gm 4KTG 4KTG TK input g m -cell noise around odd multiples of the oscillation frequency is folded to the LC-tank noise around the oscillation frequency TK 87
10 Tail-Current Noise Transfer Function g m -cell large-signal V-to-I transfer function I OUT 1 I OUT VIN -1 1 /f 0 1/f 0 c i1 sin((i1) / ) (i1) / Fourier domain (magnitude) complex harmonic components c -1 c -3 c 3 c 1-4f 0-3f 0 -f 0 -f 0 f 0 f 0 3f 0 4f 0 9
11 phase-related noise power: ipm, DIFF ( ITCS ) 1 ipm ( ITCS ) in ( ITCS ) 4 4 TCS-noise transfer function: 1 g ( ITCS ) 4 TCS-noise factor: TCS-Noise Contribution i ( I ) (1 ) (1 ) PM TCS KTgm rbgm KT kgtk kc F( ITCS ) 4KTG 4KTG 4KTG TK TK TK 1 1 k(1 kc) k( kc) kf(ic IB ) F( rb ) TCS noise around even multiples of the oscillation frequency is folded to the LC-tank noise around the oscillation frequency 98
12 Switching-Oscillator Phase Noise Noise factor: F F( R ) F( I ) F( I ) F( r ) F( I ) TK C B B TCS F 1 kck( kc) 1 (1 k)( kc) Phase noise: L L L L L L ( R ) ( I ) ( I ) ( r ) ( I ) 4KTG F TK C B B TCS TK (4 CTOT) v (4 CTOT) S L 1 4KTG 1 (1 )( ) TK k kc (4 C ) TOT ( ) 8VT k 99
13 Phase Noise Model of Bipolar Switching LC-Oscillators F kck( kc) Constant phase-noise contributions LC-tank noise contribution ~ 1 g m -cell current shot noise contribution ~ ½ Loop-gain related contributions g m -cell base-resistance noise contribution ~ ck phase-noise contribution of the bias current source is k-times larger then the noise contribution of the g m -cell ~ k(½+ck)! 100
14 Low/High-Performance VCO Designs high loop-gain, high quality LC-tank, BCS noise eliminated: e.g., k>>1(=10), c<<1(~0.01) 1 1 kc L ~ ~ k k high loop-gain, high quality LC-tank: e.g., k>>1(=10), c<<1(~0.01) 1 1 k( kc) kc L ~ ~ k k 5 10 k low loop-gain, low quality LC-tank: e.g., k~1(=), c~1(~0.5) 3 1 (1 k) 11 L ~ ~ 1 k 8 101
15 Single/Double-Switch Switch CMOS LC-VCOs i ( G ) KTG N TK i GTK TK i D3 V DD i ( I ) KT g N D, P P mp, Q 3 Q 4 i D4 L/ L/ C C i GTK R TK / R TK / L/ L/ C C R TK / R TK / i D1 Q 1 Q i D i ( I ) KTg N D Q CS m i BCS i D1 Q 1 Q i ( I ) KT g N D, N N m, N i D d 1 k i ( I ) N BCS KTg mcs, Q CS i BCS d 1 4k 10
16 Phase Noise Model of CMOS LC-Oscillators Noise factor ( N = P, g m,n =g m,p, g m,n,cs =g m,n ): F F( R ) F( I ) F( I ) SS TK D BCS F 1 k 1 (1 k) SS F F( R ) F(4 I ) F( I ) DS TK D BCS F 1 k 1 (1 k) DS Phase noise: L L L L ( R ) ( I ) ( I ) 4KTG F TK D BCS TK (4 CTOT) v (4 CTOT) S L SS 4KTGTK 1 (1 k) (4 C ) TOT ( ITAILRTK ) L DS 4KTGTK 1 (1 k) (4 C ) 4 TOT ( ITAILRTK ) 103
17 Phase Noise Model of CMOS LC-Oscillators F 1 k Constant phase-noise contributions LC-tank noise contribution ~ 1 g m -cell drain-current thermal noise contribution ~ Loop-gain related contributions bias current source noise contribution ~ k 104
18 CMOS vs. Bipolar LC-Oscillators noise factors (for removed BCS noise): FBIP 1 1 kc FCMOS 1 bipolar VCO better for the same power consumption (v s,bip =v s,cmos ) 3 5 kc 3 kr B R 1 TK e.g., k=10, R TK =1000 rb e.g., k=10, R TK = rb
19 CMOS vs. Bipolar LC-Oscillators power consumption figure of merit: FOM 10log L( ) VCCICC 0 V CC =1.8V,v s,bip =0.4V,v s,ss-cmos =1.V, (3I CC,BIP =I CC,SS-CMOS ) FOM FOM BIP SSCMOS 4.8dB V CC =1.8V,v s,bip =0.4V,v s,ds-cmos =1.V, (1.5I CC,BIP =I CC,DS-CMOS ) FOM FOM BIP DSCMOS 7.8dB 106
20 Phase-Noise Model Conclusions Parametric Phase-Noise Model electrical circuit parameters (loop gain) worst-case phase noise (bandwidth unlimited) Bipolar vs. CMOS LC-Oscillators bipolar loop-gain related contributions v S, BIP ~k (<<V CC ), v S,CMOS ~V CC bipolar capacitive tapping for larger v S, BIP, but also larger k-related noise contributions and power consumption 107
21 So Far VCO design parameters Design requirement Oscillating frequency.1ghz Tuning range 400MHz Voltage swing 0.7V Phase noise Supply voltage 3V Power consumption 10mW Technology parameters Values Technology BiCMOS Number of metals 4 Transit frequency 50GHz MIM capacitors available Varactors available 109
22 Suppression of Noise in Oscillator s Tail-Current Source 110
23 VCO Phase-Noise gm noise power(lc- tank,- PN = signal power cell,current (~k ) source) TCS noise >> LC-tank noise + g m -cell noise VCO noise power ~ 1 or c k phase noise ~ 1/k or const TCS noise suppressed VCO noise power ~ 1 or c k phase noise ~ 1/k or 1/k 111
24 comone miter(c E) resona ntinducti vedegene ration(ri D) resistiv edegener ation(rd ) Bias Noise Reduction Techniques resistive degeneration inductive degeneration filtering? I TAIL ITAIL I TAIL V IN V IN + R - D LD V IN C D high supply required large area if integrated noise injection if discrete transconductor noise always ON reduced output impedance 11
25 Capacitive Filtering AC short 1 0 d / f 0 1 d ' (1 d ) n F '( IC ) ~ k 1/f 0 AC open 1 0 d/ f0 1/f 0 1 d k n F( IC ) ~ for k=10, d=0.5%, d =50.5%, and F >F 113
26 Resonant-Inductive Degeneration (RID) high TCS noise suppression V IN I TAIL no voltage headroom integration C L RID integrated degenerative inductor (L RID ) matched with base-emitter capacitance (C ) at f 0 114
27 So Far VCO design parameters Design requirement Oscillating frequency.1ghz Tuning range 400MHz Voltage swing 0.7V Phase noise Supply voltage 3V Power consumption 10mW Technology parameters Values Technology BiCMOS Number of metals 4 Transit frequency 50GHz MIM capacitors available Varactors available 115
On the Phase Noise and Noise Factor in Circuits and Systems - New Thoughts on an Old Subject
On the Phase Noise and Noise Factor in Circuits and Systems - New Thoughts on an Old Subject Aleksandar Tasic QCT - Analog/RF Group Qualcomm Incorporated, San Diego A. Tasic 9 1 Outline Spectral Analysis
More informationLinear Phase-Noise Model
Linear Phase-Noise Model 41 Sub-Outline Generic Linear Phase-Noise Model Circuit-Specific Linear Phase-Noise Model 4 Generic Linear Phase-Noise Model - Outline Linear Oscillator Model LC-Tank noise active
More informationLecture 23: Negative Resistance Osc, Differential Osc, and VCOs
EECS 142 Lecture 23: Negative Resistance Osc, Differential Osc, and VCOs Prof. Ali M. Niknejad University of California, Berkeley Copyright c 2005 by Ali M. Niknejad A. M. Niknejad University of California,
More informationIntroduction to CMOS RF Integrated Circuits Design
V. Voltage Controlled Oscillators Fall 2012, Prof. JianJun Zhou V-1 Outline Phase Noise and Spurs Ring VCO LC VCO Frequency Tuning (Varactor, SCA) Phase Noise Estimation Quadrature Phase Generator Fall
More informationElectronic Circuits Summary
Electronic Circuits Summary Andreas Biri, D-ITET 6.06.4 Constants (@300K) ε 0 = 8.854 0 F m m 0 = 9. 0 3 kg k =.38 0 3 J K = 8.67 0 5 ev/k kt q = 0.059 V, q kt = 38.6, kt = 5.9 mev V Small Signal Equivalent
More informationCircuit Topologies & Analysis Techniques in HF ICs
Circuit Topologies & Analysis Techniques in HF ICs 1 Outline Analog vs. Microwave Circuit Design Impedance matching Tuned circuit topologies Techniques to maximize bandwidth Challenges in differential
More informationCHAPTER 14 SIGNAL GENERATORS AND WAVEFORM SHAPING CIRCUITS
CHAPTER 4 SIGNA GENERATORS AND WAEFORM SHAPING CIRCUITS Chapter Outline 4. Basic Principles of Sinusoidal Oscillators 4. Op Amp RC Oscillators 4.3 C and Crystal Oscillators 4.4 Bistable Multivibrators
More informationSystematic Design of Operational Amplifiers
Systematic Design of Operational Amplifiers Willy Sansen KULeuven, ESAT-MICAS Leuven, Belgium willy.sansen@esat.kuleuven.be Willy Sansen 10-05 061 Table of contents Design of Single-stage OTA Design of
More informationLecture 13 MOSFET as an amplifier with an introduction to MOSFET small-signal model and small-signal schematics. Lena Peterson
Lecture 13 MOSFET as an amplifier with an introduction to MOSFET small-signal model and small-signal schematics Lena Peterson 2015-10-13 Outline (1) Why is the CMOS inverter gain not infinite? Large-signal
More information24.2: Self-Biased, High-Bandwidth, Low-Jitter 1-to-4096 Multiplier Clock Generator PLL
24.2: Self-Biased, High-Bandwidth, Low-Jitter 1-to-4096 Multiplier Clock Generator PLL John G. Maneatis 1, Jaeha Kim 1, Iain McClatchie 1, Jay Maxey 2, Manjusha Shankaradas 2 True Circuits, Los Altos,
More informationAmplifiers, Source followers & Cascodes
Amplifiers, Source followers & Cascodes Willy Sansen KULeuven, ESAT-MICAS Leuven, Belgium willy.sansen@esat.kuleuven.be Willy Sansen 0-05 02 Operational amplifier Differential pair v- : B v + Current mirror
More informationSwitching circuits: basics and switching speed
ECE137B notes; copyright 2018 Switching circuits: basics and switching speed Mark Rodwell, University of California, Santa Barbara Amplifiers vs. switching circuits Some transistor circuit might have V
More informationTransistor Noise Lecture 10 High Speed Devices
Transistor Noise 1 Transistor Noise A very brief introduction to circuit and transistor noise. I an not an expert regarding noise Maas: Noise in Linear and Nonlinear Circuits Lee: The Design of CMOS RFIC
More informationEECS 105: FALL 06 FINAL
University of California College of Engineering Department of Electrical Engineering and Computer Sciences Jan M. Rabaey TuTh 2-3:30 Wednesday December 13, 12:30-3:30pm EECS 105: FALL 06 FINAL NAME Last
More informationSpurious-Tone Suppression Techniques Applied to a Wide-Bandwidth 2.4GHz Fractional-N PLL. University of California at San Diego, La Jolla, CA
Spurious-Tone Suppression Techniques Applied to a Wide-Bandwidth 2.4GHz Fractional-N PLL Kevin Wang 1, Ashok Swaminathan 1,2, Ian Galton 1 1 University of California at San Diego, La Jolla, CA 2 NextWave
More informationECE315 / ECE515 Lecture 11 Date:
ecture 11 Date: 15.09.016 MOS Differential Pair Quantitative Analysis differential input Small Signal Analysis MOS Differential Pair ECE315 / ECE515 M 1 and M are perfectly matched (at least in theory!)
More informationECE-343 Test 1: Feb 10, :00-8:00pm, Closed Book. Name : SOLUTION
ECE-343 Test : Feb 0, 00 6:00-8:00pm, Closed Book Name : SOLUTION C Depl = C J0 + V R /V o ) m C Diff = τ F g m ω T = g m C µ + C π ω T = g m I / D C GD + C or V OV GS b = τ i τ i = R i C i ω H b Z = Z
More informationReciprocal Mixing: The trouble with oscillators
Reciprocal Mixing: The trouble with oscillators Tradeoffs in RX Noise Figure(Sensitivity) Distortion (Linearity) Phase Noise (Aliasing) James Buckwalter Phase Noise Phase noise is the frequency domain
More informationEE 466/586 VLSI Design. Partha Pande School of EECS Washington State University
EE 466/586 VLSI Design Partha Pande School of EECS Washington State University pande@eecs.wsu.edu Lecture 8 Power Dissipation in CMOS Gates Power in CMOS gates Dynamic Power Capacitance switching Crowbar
More informationCommon Drain Stage (Source Follower) Claudio Talarico, Gonzaga University
Common Drain Stage (Source Follower) Claudio Talarico, Gonzaga University Common Drain Stage v gs v i - v o V DD v bs - v o R S Vv IN i v i G C gd C+C gd gb B&D v s vv OUT o + V S I B R L C L v gs - C
More informationECE 546 Lecture 11 MOS Amplifiers
ECE 546 Lecture MOS Amplifiers Spring 208 Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jesa@illinois.edu ECE 546 Jose Schutt Aine Amplifiers Definitions Used to increase
More informationAdvanced Current Mirrors and Opamps
Advanced Current Mirrors and Opamps David Johns and Ken Martin (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) slide 1 of 26 Wide-Swing Current Mirrors I bias I V I in out out = I in V W L bias ------------
More informationVoltage-Controlled Oscillator (VCO)
Voltage-Controlled Oscillator (VCO) Desirable characteristics: Monotonic f osc vs. V C characteristic with adequate frequency range f max f osc Well-defined K vco f min slope = K vco VC V C in V K F(s)
More information1/13/12 V DS. I d V GS. C ox ( = f (V GS ,V DS ,V SB = I D. + i d + I ΔV + I ΔV BS V BS. 19 January 2012
/3/ 9 January 0 Study the linear model of MOS transistor around an operating point." MOS in saturation: V GS >V th and V S >V GS -V th " VGS vi - I d = I i d VS I d = µ n ( L V V γ Φ V Φ GS th0 F SB F
More informationAC Circuits Homework Set
Problem 1. In an oscillating LC circuit in which C=4.0 μf, the maximum potential difference across the capacitor during the oscillations is 1.50 V and the maximum current through the inductor is 50.0 ma.
More informationChapter 13 Small-Signal Modeling and Linear Amplification
Chapter 13 Small-Signal Modeling and Linear Amplification Microelectronic Circuit Design Richard C. Jaeger Travis N. Blalock 1/4/12 Chap 13-1 Chapter Goals Understanding of concepts related to: Transistors
More informationCircle the one best answer for each question. Five points per question.
ID # NAME EE-255 EXAM 3 November 8, 2001 Instructor (circle one) Talavage Gray This exam consists of 16 multiple choice questions and one workout problem. Record all answers to the multiple choice questions
More informationLecture 140 Simple Op Amps (2/11/02) Page 140-1
Lecture 40 Simple Op Amps (2//02) Page 40 LECTURE 40 SIMPLE OP AMPS (READING: TextGHLM 425434, 453454, AH 249253) INTRODUCTION The objective of this presentation is:.) Illustrate the analysis of BJT and
More informationHomework Assignment 08
Homework Assignment 08 Question 1 (Short Takes) Two points each unless otherwise indicated. 1. Give one phrase/sentence that describes the primary advantage of an active load. Answer: Large effective resistance
More informationPY3107 Experimental Physics II
PY3107 Experimental Physics II ock-in Amplifiers MP aughan and F Peters Related Experiments ock-in ab ignal processing and phase sensitive detection using a lock-in amplifier The problem The signal to
More information2007 Fall: Electronic Circuits 2 CHAPTER 10. Deog-Kyoon Jeong School of Electrical Engineering
007 Fall: Electronic Circuits CHAPTER 10 Digital CMOS Logic Circuits Deog-Kyoon Jeong dkjeong@snu.ac.kr k School of Electrical Engineering Seoul lnational luniversity it Introduction In this chapter, we
More informationLecture 310 Open-Loop Comparators (3/28/10) Page 310-1
Lecture 310 Open-Loop Comparators (3/28/10) Page 310-1 LECTURE 310 OPEN-LOOP COMPARATORS LECTURE ORGANIZATION Outline Characterization of comparators Dominant pole, open-loop comparators Two-pole, open-loop
More informationTwo-Port Noise Analysis
Berkeley Two-Port Noise Analysis Prof. Ali M. Niknejad U.C. Berkeley Copyright c 2015 by Ali M. Niknejad 1/26 Equivalent Noise Generators v 2 n Noisy Two-Port i 2 n Noiseless Two-Port Any noisy two port
More informationMOSFET and CMOS Gate. Copy Right by Wentai Liu
MOSFET and CMOS Gate CMOS Inverter DC Analysis - Voltage Transfer Curve (VTC) Find (1) (2) (3) (4) (5) (6) V OH min, V V OL min, V V IH min, V V IL min, V OHmax OLmax IHmax ILmax NM L = V ILmax V OL max
More informationCharacteristics of Passive IC Devices
008/Oct 8 esistors Characteristics of Passive IC Devices Poly esistance Diffusion esistance Well esistance Parasitic esistance Capacitors Poly Capacitors MOS Capacitors MIM Capacitors Parasitic Capacitors
More informationSample-and-Holds David Johns and Ken Martin University of Toronto
Sample-and-Holds David Johns and Ken Martin (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) slide 1 of 18 Sample-and-Hold Circuits Also called track-and-hold circuits Often needed in A/D converters
More information1. (50 points, BJT curves & equivalent) For the 2N3904 =(npn) and the 2N3906 =(pnp)
HW 3 1. (50 points, BJT curves & equivalent) For the 2N3904 =(npn) and the 2N3906 =(pnp) a) Obtain in Spice the transistor curves given on the course web page except do in separate plots, one for the npn
More informationIntegrated Circuit Operational Amplifiers
Analog Integrated Circuit Design A video course under the NPTEL Department of Electrical Engineering Indian Institute of Technology, Madras Chennai, 600036, India National Programme on Technology Enhanced
More informationStructured Electronic Design. Building the nullor: Distortion
Structured Electronic Design Building the nullor: Distortion 1 Specs 1 N verification Topology Best nullor implementation Voltage and current swing Power consumption FINAL Noise level All stages maximal
More informationChapter 2 CMOS Transistor Theory. Jin-Fu Li Department of Electrical Engineering National Central University Jungli, Taiwan
Chapter 2 CMOS Transistor Theory Jin-Fu Li Department of Electrical Engineering National Central University Jungli, Taiwan Outline Introduction MOS Device Design Equation Pass Transistor Jin-Fu Li, EE,
More informationVoltage AmpliÞer Frequency Response
Voltage AmpliÞer Frequency Response Chapter 9 multistage voltage ampliþer 5 V M 7B M 7 M 5 R 35 kω M 6B M 6 Q 4 100 µa X M 3 Q B Q v OUT V s M 1 M 8 M9 V BIAS M 10 Approaches: 1. brute force OCTC -- do
More information3. Basic building blocks. Analog Design for CMOS VLSI Systems Franco Maloberti
Inverter with active load It is the simplest gain stage. The dc gain is given by the slope of the transfer characteristics. Small signal analysis C = C gs + C gs,ov C 2 = C gd + C gd,ov + C 3 = C db +
More informationECE 497 JS Lecture - 12 Device Technologies
ECE 497 JS Lecture - 12 Device Technologies Spring 2004 Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jose@emlab.uiuc.edu 1 NMOS Transistor 2 ρ Source channel charge density
More informationElectronic Devices and Circuits Lecture 18 - Single Transistor Amplifier Stages - Outline Announcements. Notes on Single Transistor Amplifiers
6.012 Electronic Devices and Circuits Lecture 18 Single Transistor Amplifier Stages Outline Announcements Handouts Lecture Outline and Summary Notes on Single Transistor Amplifiers Exam 2 Wednesday night,
More informationEE247 Lecture 16. Serial Charge Redistribution DAC
EE47 Lecture 16 D/A Converters D/A examples Serial charge redistribution DAC Practical aspects of current-switch DACs Segmented current-switch DACs DAC self calibration techniques Current copiers Dynamic
More informationAs light level increases, resistance decreases. As temperature increases, resistance decreases. Voltage across capacitor increases with time LDR
LDR As light level increases, resistance decreases thermistor As temperature increases, resistance decreases capacitor Voltage across capacitor increases with time Potential divider basics: R 1 1. Both
More informationTransistor Noise Lecture 14, High Speed Devices
Transistor Noise 016-03-03 Lecture 14, High Speed Devices 016 1 Transistor Noise A very brief introduction 016-03-0 Lecture 13, High Speed Devices 016 Summary hybrid p Noise is a randomly varying voltage/current
More informationAnalysis of MOS Cross-Coupled LC-Tank Oscillators using Short-Channel Device Equations
Analysis of MOS Cross-Coupled C-Tank Oscillators using Short-Channel Device Equations Makram M. Mansour Mohammad M. Mansour Amit Mehrotra Berkeley Design Automation American University of Beirut University
More informationEE 330. Lecture 35. Parasitic Capacitances in MOS Devices
EE 330 Lecture 35 Parasitic Capacitances in MOS Devices Exam 2 Wed Oct 24 Exam 3 Friday Nov 16 Review from Last Lecture Cascode Configuration Discuss V CC gm1 gm1 I B VCC V OUT g02 g01 A - β β VXX Q 2
More informationELEN 610 Data Converters
Spring 04 S. Hoyos - EEN-60 ELEN 60 Data onverters Sebastian Hoyos Texas A&M University Analog and Mixed Signal Group Spring 04 S. Hoyos - EEN-60 Electronic Noise Signal to Noise ratio SNR Signal Power
More informationIFB270 Advanced Electronic Circuits
IFB270 Advanced Electronic Circuits Chapter 0: Ampliier requency response Pro. Manar Mohaisen Department o EEC Engineering Review o the Precedent Lecture Reviewed o the JFET and MOSFET Explained and analyzed
More informationDynamic operation 20
Dynamic operation 20 A simple model for the propagation delay Symmetric inverter (rise and fall delays are identical) otal capacitance is linear t p Minimum length devices R W C L t = 0.69R C = p W L 0.69
More informationECEN 610 Mixed-Signal Interfaces
ECEN 610 Mixed-Signal Interfaces Sebastian Hoyos Texas A&M University Analog and Mixed Signal Group Spring 014 S. Hoyos-ECEN-610 1 Sample-and-Hold Spring 014 S. Hoyos-ECEN-610 ZOH vs. Track-and-Hold V(t)
More informationAnalysis and Design of Differential LNAs with On-Chip Transformers in 65-nm CMOS Technology
Analysis and Design of Differential LNAs with On-Chip Transformers in 65-nm CMOS Technology Takao Kihara, Shigesato Matsuda, Tsutomu Yoshimura Osaka Institute of Technology, Japan June 27, 2016 2 / 16
More informationELEC 3908, Physical Electronics, Lecture 19. BJT Base Resistance and Small Signal Modelling
ELEC 3908, Physical Electronics, Lecture 19 BJT Base Resistance and Small Signal Modelling Lecture Outline Lecture 17 derived static (dc) injection model to predict dc currents from terminal voltages This
More informationThe Devices. Jan M. Rabaey
The Devices Jan M. Rabaey Goal of this chapter Present intuitive understanding of device operation Introduction of basic device equations Introduction of models for manual analysis Introduction of models
More informationMicroelectronics Main CMOS design rules & basic circuits
GBM8320 Dispositifs médicaux intelligents Microelectronics Main CMOS design rules & basic circuits Mohamad Sawan et al. Laboratoire de neurotechnologies Polystim mohamad.sawan@polymtl.ca M5418 6 & 7 September
More informationEKV Modelling of MOS Varactors and LC Tank Oscillator Design
EKV Modelling of MOS Varactors and LC Tank Oscillator Design Wolfgang Mathis TET Leibniz Universität Hannover Jan-K. Bremer NXP Hamburg MOS-AK Workshop 01 6. 7. April 01, Dresden Content: Motivation: VCO
More information(3), where V is the peak value of the tank voltage in the LC circuit. 2 The inductor energy is: E.l= LI 2
Frequency compensated LC networks for oscillators with the wide tuning range. Theoretical discussion section. by Vladimir Novichkov 02/2/202 rev 0.42. Properties of passive, capacitively tuned LC resonator
More informationTHE INVERTER. Inverter
THE INVERTER DIGITAL GATES Fundamental Parameters Functionality Reliability, Robustness Area Performance» Speed (delay)» Power Consumption» Energy Noise in Digital Integrated Circuits v(t) V DD i(t) (a)
More information55:041 Electronic Circuits The University of Iowa Fall Exam 2
Exam 2 Name: Score /60 Question 1 One point unless indicated otherwise. 1. An engineer measures the (step response) rise time of an amplifier as t r = 0.35 μs. Estimate the 3 db bandwidth of the amplifier.
More informationModeling of Devices for Power Amplifier Applications
Modeling of Devices for Power Amplifier Applications David E. Root Masaya Iwamoto John Wood Contributions from Jonathan Scott Alex Cognata Agilent Worldwide Process and Technology Centers Santa Rosa, CA
More informationLecture 4, Noise. Noise and distortion
Lecture 4, Noise Noise and distortion What did we do last time? Operational amplifiers Circuit-level aspects Simulation aspects Some terminology Some practical concerns Limited current Limited bandwidth
More informationElectronic Circuits. Prof. Dr. Qiuting Huang Integrated Systems Laboratory
Electronic Circuits Prof. Dr. Qiuting Huang 6. Transimpedance Amplifiers, Voltage Regulators, Logarithmic Amplifiers, Anti-Logarithmic Amplifiers Transimpedance Amplifiers Sensing an input current ii in
More informationLecture 37: Frequency response. Context
EECS 05 Spring 004, Lecture 37 Lecture 37: Frequency response Prof J. S. Smith EECS 05 Spring 004, Lecture 37 Context We will figure out more of the design parameters for the amplifier we looked at in
More informationAdvanced Analog Building Blocks. Prof. Dr. Peter Fischer, Dr. Wei Shen, Dr. Albert Comerma, Dr. Johannes Schemmel, etc
Advanced Analog Building Blocks Prof. Dr. Peter Fischer, Dr. Wei Shen, Dr. Albert Comerma, Dr. Johannes Schemmel, etc 1 Topics 1. S domain and Laplace Transform Zeros and Poles 2. Basic and Advanced current
More informationWhereas the diode was a 1-junction device, the transistor contains two junctions. This leads to two possibilities:
Part Recall: two types of charge carriers in semiconductors: electrons & holes two types of doped semiconductors: n-type (favor e-), p-type (favor holes) for conduction Whereas the diode was a -junction
More informationID # NAME. EE-255 EXAM 3 April 7, Instructor (circle one) Ogborn Lundstrom
ID # NAME EE-255 EXAM 3 April 7, 1998 Instructor (circle one) Ogborn Lundstrom This exam consists of 20 multiple choice questions. Record all answers on this page, but you must turn in the entire exam.
More informationCMOS Analog Circuits
CMOS Analog Circuits L6: Common Source Amplifier-1 (.8.13) B. Mazhari Dept. of EE, IIT Kanpur 19 Problem statement : Design an amplifier which has the following characteristics: + CC O in R L - CC A 100
More informationESE319 Introduction to Microelectronics. Feedback Basics
Feedback Basics Stability Feedback concept Feedback in emitter follower One-pole feedback and root locus Frequency dependent feedback and root locus Gain and phase margins Conditions for closed loop stability
More informationLecture 040 Integrated Circuit Technology - II (5/11/03) Page ECE Frequency Synthesizers P.E. Allen
Lecture 040 Integrated Circuit Technology - II (5/11/03) Page 040-1 LECTURE 040 INTEGRATED CIRCUIT TECHNOLOGY - II (Reference [7,8]) Objective The objective of this presentation is: 1.) Illustrate and
More informationMidterm. ESE 570: Digital Integrated Circuits and VLSI Fundamentals. Lecture Outline. Pass Transistor Logic. Restore Output.
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 16: March 21, 2017 Transmission Gates, Euler Paths, Energy Basics Review Midterm! Midterm " Mean: 79.5 " Standard Dev: 14.5 2 Lecture Outline!
More informationChapter 9 Frequency Response. PART C: High Frequency Response
Chapter 9 Frequency Response PART C: High Frequency Response Discrete Common Source (CS) Amplifier Goal: find high cut-off frequency, f H 2 f H is dependent on internal capacitances V o Load Resistance
More informationECE 3050A, Spring 2004 Page 1. FINAL EXAMINATION - SOLUTIONS (Average score = 78/100) R 2 = R 1 =
ECE 3050A, Spring 2004 Page Problem (20 points This problem must be attempted) The simplified schematic of a feedback amplifier is shown. Assume that all transistors are matched and g m ma/v and r ds.
More informationPhysics for Scientists & Engineers 2
Electromagnetic Oscillations Physics for Scientists & Engineers Spring Semester 005 Lecture 8! We have been working with circuits that have a constant current a current that increases to a constant current
More informationINDIAN SPACE RESEARCH ORGANISATION. Recruitment Entrance Test for Scientist/Engineer SC 2017
1. The signal m (t) as shown is applied both to a phase modulator (with kp as the phase constant) and a frequency modulator with ( kf as the frequency constant) having the same carrier frequency. The ratio
More informationECE137B Final Exam. There are 5 problems on this exam and you have 3 hours There are pages 1-19 in the exam: please make sure all are there.
ECE37B Final Exam There are 5 problems on this exam and you have 3 hours There are pages -9 in the exam: please make sure all are there. Do not open this exam until told to do so Show all work: Credit
More information4.5 (A4.3) - TEMPERATURE INDEPENDENT BIASING (BANDGAP)
emp. Indep. Biasing (7/14/00) Page 1 4.5 (A4.3) - EMPERAURE INDEPENDEN BIASING (BANDGAP) INRODUCION Objective he objective of this presentation is: 1.) Introduce the concept of a bandgap reference 2.)
More informationLecture 7, ATIK. Continuous-time filters 2 Discrete-time filters
Lecture 7, ATIK Continuous-time filters 2 Discrete-time filters What did we do last time? Switched capacitor circuits with nonideal effects in mind What should we look out for? What is the impact on system
More informationECE 255, Frequency Response
ECE 255, Frequency Response 19 April 2018 1 Introduction In this lecture, we address the frequency response of amplifiers. This was touched upon briefly in our previous lecture in Section 7.5 of the textbook.
More informationLecture 23 Frequency Response of Amplifiers (I) Common Source Amplifier. December 1, 2005
6.02 Microelectronic Devices and Circuits Fall 2005 Lecture 23 Lecture 23 Frequency Response of Amplifiers (I) Common Source Amplifier December, 2005 Contents:. Introduction 2. Intrinsic frequency response
More informationLecture Stage Frequency Response - I (1/10/02) Page ECE Analog Integrated Circuits and Systems II P.E.
Lecture 070 Stage Frequency esponse I (/0/0) Page 070 LECTUE 070 SINGLESTAGE FEQUENCY ESPONSE I (EADING: GHLM 488504) Objective The objective of this presentation is:.) Illustrate the frequency analysis
More informationDelhi Noida Bhopal Hyderabad Jaipur Lucknow Indore Pune Bhubaneswar Kolkata Patna Web: Ph:
Serial : ND_EE_NW_Analog Electronics_05088 Delhi Noida Bhopal Hyderabad Jaipur Lucknow ndore Pune Bhubaneswar Kolkata Patna Web: E-mail: info@madeeasy.in Ph: 0-4546 CLASS TEST 08-9 ELECTCAL ENGNEENG Subject
More information13. Bipolar transistors
Technische Universität Graz Institute of Solid State Physics 13. Bipolar transistors Jan. 16, 2019 Technische Universität Graz Institute of Solid State Physics bipolar transistors npn transistor collector
More informationQ. 1 Q. 25 carry one mark each.
Q. Q. 5 carry one mark each. Q. Consider a system of linear equations: x y 3z =, x 3y 4z =, and x 4y 6 z = k. The value of k for which the system has infinitely many solutions is. Q. A function 3 = is
More informationA 74.9 db SNDR 1 MHz Bandwidth 0.9 mw Delta-Sigma Time-to-Digital Converter Using Charge Pump and SAR ADC
A 74.9 db SNDR 1 MHz Bandwidth 0.9 mw Delta-Sigma Time-to-Digital Converter Using Charge Pump and SAR ADC Anugerah Firdauzi, Zule Xu, Masaya Miyahara, and Akira Matsuzawa Tokyo Institute of Technology,
More informationElectronics. Basics & Applications. group talk Daniel Biesinger
Electronics Basics & Applications group talk 23.7.2010 by Daniel Biesinger 1 2 Contents Contents Basics Simple applications Equivalent circuit Impedance & Reactance More advanced applications - RC circuits
More informationThe K-Input Floating-Gate MOS (FGMOS) Transistor
The K-Input Floating-Gate MOS (FGMOS) Transistor C 1 V D C 2 V D I V D I V S Q C 1 C 2 V S V K Q V K C K Layout V B V K C K Circuit Symbols V S Control Gate Floating Gate Interpoly Oxide Field Oxide Gate
More informationBipolar Junction Transistor (BJT) - Introduction
Bipolar Junction Transistor (BJT) - Introduction It was found in 1948 at the Bell Telephone Laboratories. It is a three terminal device and has three semiconductor regions. It can be used in signal amplification
More informationMOS Transistors. Prof. Krishna Saraswat. Department of Electrical Engineering Stanford University Stanford, CA
MOS Transistors Prof. Krishna Saraswat Department of Electrical Engineering S Stanford, CA 94305 saraswat@stanford.edu 1 1930: Patent on the Field-Effect Transistor! Julius Lilienfeld filed a patent describing
More informationCARLETON UNIVERSITY. FINAL EXAMINATION December DURATION 3 HOURS No. of Students 130
ALETON UNIVESITY FINAL EXAMINATION December 005 DUATION 3 HOUS No. of Students 130 Department Name & ourse Number: Electronics ELE 3509 ourse Instructor(s): Prof. John W. M. ogers and alvin Plett AUTHOIZED
More informationLecture 6 Power Zhuo Feng. Z. Feng MTU EE4800 CMOS Digital IC Design & Analysis 2010
EE4800 CMOS Digital IC Design & Analysis Lecture 6 Power Zhuo Feng 6.1 Outline Power and Energy Dynamic Power Static Power 6.2 Power and Energy Power is drawn from a voltage source attached to the V DD
More informationDriven RLC Circuits Challenge Problem Solutions
Driven LC Circuits Challenge Problem Solutions Problem : Using the same circuit as in problem 6, only this time leaving the function generator on and driving below resonance, which in the following pairs
More informationFeedback Transimpedance & Current Amplifiers
Feedback Transimpedance & Current Amplifiers Willy Sansen KULeuven, ESATMICAS Leuven, Belgium willy.sansen@esat.kuleuven.be Willy Sansen 1005 141 Table of contents Introduction Shuntshunt FB for Transimpedance
More informationRadivoje Đurić, 2015, Analogna Integrisana Kola 1
OVA & OTA 1 OVA VA-Operational Voltage Amplifier Ideally a voltage-controlled voltage source Typically contains an output stage that can drive arbitrary loads, including small resistances Predominantly
More informationCharacteristic of Capacitors
3.5. The Effect of Non ideal Capacitors Characteristic of Capacitors 12 0 (db) 10 20 30 capacitor 0.001µF (1000pF) Chip monolithic 40 two-terminal ceramic capacitor 0.001µF (1000pF) 2.0 x 1.25 x 0.6 mm
More informationBiasing the CE Amplifier
Biasing the CE Amplifier Graphical approach: plot I C as a function of the DC base-emitter voltage (note: normally plot vs. base current, so we must return to Ebers-Moll): I C I S e V BE V th I S e V th
More informationAnalog Integrated Circuit Design Prof. Nagendra Krishnapura Department of Electrical Engineering Indian Institute of Technology, Madras
Analog Integrated Circuit Design Prof. Nagendra Krishnapura Department of Electrical Engineering Indian Institute of Technology, Madras Lecture No - 42 Fully Differential Single Stage Opamp Hello and welcome
More informationIXBK55N300 IXBX55N300
High Voltage, High Gain BiMOSFET TM Monolithic Bipolar MOS Transistor IXBK55N3 IXBX55N3 V CES = 3V 11 = 55A V CE(sat) 3.2V TO-264 (IXBK) Symbol Test Conditions Maximum Ratings V CES = 25 C to 15 C 3 V
More informationS.E. Sem. III [ETRX] Electronic Circuits and Design I
S.E. Sem. [ETRX] Electronic ircuits and Design Time : 3 Hrs.] Prelim Paper Solution [Marks : 80 Q.1(a) What happens when diode is operated at high frequency? [5] Ans.: Diode High Frequency Model : This
More information