EE 505. Lecture 27. ADC Design Pipeline
|
|
- Domenic McDaniel
- 5 years ago
- Views:
Transcription
1 EE 505 Lecture 7 AD Design Pipeline
2 Review Sampling Noise V n5 R S5 dv REF V n4 R S4 V ns V ns β= + If the ON impedance of the switches is small and it is assumed that = =, it can be shown that Vˆ IN-RMS kt ktr GB 4 4 Too much GB or too large of R SW can increase sampled noise voltage Too small of R SW will not derive any benefit and will increase power, area, and driving problems
3 Sampling Noise apacitors introduce no noise Noise is, however, present in switches that take samples This switch noise causes SNR problems in the amplifier if not correctly managed 3
4 Sampling Noise S S (a) (b) 4
5 Sampling Noise LK S R SW (a) (b) (c) High TRAK HOLD Low T LK 5
6 Sampling Noise LK 6
7 Sampling Noise (t) (kt) LK 7
8 Sampling Noise (t) (kt) LK 8
9 Sampling Noise V n R SW Power spectral density of any resistor, R SW, is given by SVR 4kTR SW This is thermal noise and often termed white noise since the spectral dissipation is uniform for all f 9
10 Sampling Noise V n T(s) Linear Network Theorem If V n (t) is a continuous-time zero-mean noise source with power spectral density S V, then the spectral density of is given by the expression S Ts S V OUT s j V The RMS value of a continuous-time random variable V(T) is defined to be T T V E lim V (t)dt RMS T 0 The RMS value of a random sequence <V(kT)> is defined to be N N ˆV E lim V kt RMS N k ( the operator E is the expected value operator) (these definitions apply to non-random signals as well) 0
11 Sampling Noise V n T(s) Linear Network Theorem If V n (t) is a continuous-time zero-mean noise source with power spectral density S V, then the spectral density of is given by the expression S Ts S V Theorem If V(t) is a continuous-time zero-mean noise voltage with power spectral density S V, then the RMS value of the continuous-time noise is given by RMS OUT f=0 V S df V s j V Note: There are some parts of the hypothesis of this theorem that have not been stated such as stationary of the distribution and no correlation between samples spaced T seconds apart..
12 Sampling Noise V n R SW SVOUT SVR 4kTR SW 4kTR + Rω
13 Sampling Noise SVOUT 4kTR + Rω V n R SW V n RMS Recall: f=0 S V OUT df f y0 y0 dy tan y y V n RMS f=0 S V OUT df 0 4kTR ω R kt df Key Result, ontinuous-time noise at 3
14 Sampling Noise Since noise is independent of V REF, would like to make V REF as large as possible to minimize sizing Scaling to lower supply voltage has a negative impact on capacitor sizing (scaling supply by requires increasing by factor of 4) 4
15 Sampling Noise Example: 4-bit AD =4.6pF 5
16 Sampling Noise Theorem 3 If V(t) is a continuous-time zero-mean noise voltage and <V(kT)> is a sampled version of V(t) sampled at times T, T,. then the RMS value of the continuous-time waveform is the same as that of the sampled version of the waveform. This can be expressed as V RMS Vˆ RMS Note: There are some parts of the hypothesis of this theorem that have not been stated such as stationary of the distribution and no correlation between samples spaced T seconds apart.. 6
17 Sampling Noise. Theorem 4 If V(t) is a continuous-time zero-mean noise source and <V(kT)> is a sampled version of V(t) sampled at times T, T,. then the standard deviation of the random variable V(kT), denoted as satisfies the expression V Vˆ Vˆ RMS RMS ˆV Theorem 5 The RMS value and the standard deviation of the noise voltage that occurs in the basic switched-capacitor sampler is related to the capacitor value by the expression ˆV V RMS RMS Vˆ kt 7
18 Sampling Noise V n R SW V AP V n V n RMS kt Vˆ n RMS kt Key Result, ontinuous-time noise at Key Result, Discrete-time noise at 8
19 Sampling Noise But noise is actually a bit worse than simply kt/ Φ Φ V REF dφ Φ Φ β= + β = A =+ FB dφ V n5 R S5 V n R S V n3 R S3 V ns V n R S V n4 R S4 V ns dv REF 9
20 Sampling Noise V n R S V n3 R S3 V n R S β = RMS Noise Voltage on capacitors and V n RMS kt Vˆ n RMS kt V n RMS kt Vˆ n RMS kt 0
21 Sampling Noise V n5 R S5 dv REF V n4 R S4 V ns V ns β= + + +s R +R 4 5 V =V OUT IN +s R + + +s R + R GB GB +R s GB GB + R GB Vˆ 5 d V REF +s R + + +s R + R ˆ Vˆ +R s +V +R s n 5 n 4 +s R GB +s R +R s +R s 5 n Vˆ n4 5 +s R + + +s R + R GB GB ˆ V =V V V Vˆ OUT IN REF n n d Vˆ n +R s Vˆ +R s 5 n s R + + +s R +R GB GB 4 5 4
22 Sampling Noise V n5 R S5 dv REF V n4 R S4 V ns V ns β= + ˆ V =V V V Vˆ OUT IN REF n n d Vˆ n +R s Vˆ +R s 5 n s R + + +s R +R GB GB If the ON impedance of the switches is small, it can be shown that V ktr GB 4-5RMS 4
23 Sampling Noise V n5 R S5 dv REF V n4 R S4 V ns V ns β= + If the ON impedance of the switches is small and it is assumed that = =, it can be shown that V ktr GB 4-5RMS 4 Vˆ kt ktr GB IN-RMS 4 Vˆ IN-RMS kt ktr GB 4 4 3
24 Sampling Noise V n5 R S5 V ns dv REF V n4 R S4 V ns β= + If the ON impedance of the switches is small and it is assumed that = =, it can be shown that Vˆ IN-RMS If size switches so that R SW kt ktr GB 4 4 f ln n + Vˆ IN-RMS LK kt ST 4
25 Sampling Noise V n5 R S5 V ns dv REF V n4 R S4 V ns β= + If the ON impedance of the switches is small and it is assumed that = =, it can be shown that Vˆ IN-RMS kt ktr GB 4 4 Too much GB or too large of R SW can increase sampled noise voltage Too small of R SW will not derive any benefit and will increase power, area, and driving problems 5
26 V REF dφ V REF dφ Sampling Timing Φ Φ Φ Φ Φ Φ Φ Φ dφ dφ Even numbered stages sampled with φ and odd stages sampled with φ T LK φ φ First Sample SS ST SS ST S3S S3T S4S S4T S5S S5T S6S S6T S7S S7T S8S Second Sample SS ST SS ST S3S S3T S4S S4T S5S S5T S6S Second Sample SS ST SS ST S3S S3T S4S 6
27 Sampling Timing Φ Φ Φ Φ V REF dφ T LK dφ φ φ A φ φ A First Sample AD AD AD3 AD4 AD5 AD6 AD7 AD8 Second Sample AD AD AD3 AD4 AD5 AD6 Second Sample AD AD AD3 AD4 Quiet sampling is important 7
28 Switch Sizing Φ Φ Φ Φ d V REF dφ dφ Sizing switches for constant input onsider any first-order R network Target Settling: to ½ LSB in time T LK / for worst-case transition V REF n ST R SW H V REF t 0.5T LK 8
29 Switch Sizing Target Settling: to ½ LSB in time T LK / for worst-case transition R SW H V REF V REF n ST t t R V e V V REF REF REF n ST 0.5T LK t R e n ST R n ST t ln R SW f n ln LK ST 9
30 Switch Sizing Φ To settle to ½ LSB in time T LK / R GB SW f ln n + H LK ST n + ln ST f β LK Φ Φ V REF dφ dφ Recall minimum GB requirement (which is usually what will be designed for) Eliminating f LK we obtain R SW H βgb Define excess switch sizing factor θ by R SW θ βgb H Φ 30 d
31 Sampling Noise Summary of Flip-around S gain stage β= + A =+ FB Vˆ kt + IN-RMS θ R= 4 βgb Vˆ 4-5RMS Φ Φ V REF dφ dφ Φ Φ d V 4-5RMS θ β +θ ω kt + dω π -β β 4θβ β 4 ω βθ +ω θ+ - + ω=0 -β -β -β Often θ<< even with minimum sized devices and in this case V 4-5RMS is negligible Vˆ IN-RMS kt + 3
32 Sampling Noise Two popular S gain stages Φ Φ Φ Φ d V REF dφ dφ Φ Φ Φ VOUT dφ dφ Φ V REF 3
33 Sampling Noise Basic S gain stage Φ Φ A =- FB Φ VOUT dφ dφ Φ β= + V REF V n R S V n5 R S5 V n V n4 R S4 R S V ns R S3 V n3 dv REF (a) (b) 33
34 Sampling Noise Basic S gain stage Φ Φ Φ VOUT dφ dφ Φ V REF V n R S V n5 R S5 V n V n4 R S4 R S V ns R S3 V n3 dv REF (a) (b) It can be shown that V = V +dv +V +V OUT IN REF n n4 s +R s+ + +R s 4 4 GB 34
35 Sampling Noise Basic S gain stage Φ dφ dφ Φ V REF Φ Φ VOUT V n5 R S5 V n R S V n4 R S4 V n R S R S3 V n3 V ns dv REF (a) (b) V = V +dv +V +V OUT IN REF n n4 s +R s+ + +R s 4 4 GB V θ R= βgb β= + ktθ -β π β +ω +θ -θβ +ω θβ OUTn4RMS 4 ω=0 dω Vˆ IN-RMS kt Vˆ OUT4-RMS θ<< Vˆ IN-RMS kt 35
36 Φ dφ dφ Φ V REF Φ Φ V REF dφ dφ Φ Sampling Noise Φ Two popular S gain stages Φ Φ VOUT V d 4-5RMS A =+ FB Vˆ kt + β= + IN-RMS θ β +θ ω kt +γ dω π -β β 4θβ β 4 ω βθ +ω θ+ - + ω=0 -β -β -β V θ<< A =- FB Vˆ ktθ -β ω=0 Vˆ kt IN-RMS IN-RMS Vˆ 4-5RMS β= + Vˆ OUT4-RMS π β +ω +θ -θβ +ω θβ OUTn4RMS 4 kt + dω θ<< Vˆ IN-RMS kt 36
37 Sampling Noise When is the continuous-time S noise really of concern? Recall GB kt V = n+ R= 4 βgb n + ln ST f β LK Eliminating GB and R= 4 kt n ST n ST + lnf LK 37
38 38 Sampling Noise When is the continuous-time S noise really of concern? MAX n ST ST LK R = kt n + lnf E E E E E+06.9E E E E E E E E+07.5E+08.5E E E E E+05.8E+06.8E+07.8E+08.8E+09.8E E+06.E+07.E+08.E+09.E+0.E E+06 5.E+07 5.E+08 5.E+09 5.E+0 5.E+ 0.3E+04.3E+05.3E+06.3E+07.3E+08.3E+09.3E+0.3E+.3E+ 9.0E+05.0E+06.0E+07.0E+08.0E+09.0E+0.0E+.0E+.0E E E E E E E+0 4.6E+ 4.6E+ 4.6E+3 7.E+06.E+07.E+08.E+09.E+0.E+.E+.E+3.E E E E E E+0 9.8E+ 9.8E+ 9.8E+3 9.8E E E E E+0 4.7E+ 4.7E+ 4.7E+3 4.7E+4 4.7E+5 4 G 00M 0M M 00K 0K K E E E E E+06.9E E E E E E E E+07.5E+08.5E E E E E+05.8E+06.8E+07.8E+08.8E+09.8E E+06.E+07.E+08.E+09.E+0.E E+06 5.E+07 5.E+08 5.E+09 5.E+0 5.E+ 0.3E+04.3E+05.3E+06.3E+07.3E+08.3E+09.3E+0.3E+.3E+ 9.0E+05.0E+06.0E+07.0E+08.0E+09.0E+0.0E+.0E+.0E E E E E E E+0 4.6E+ 4.6E+ 4.6E+3 7.E+06.E+07.E+08.E+09.E+0.E+.E+.E+3.E E E E E E+0 9.8E+ 9.8E+ 9.8E+3 9.8E E E E E+0 4.7E+ 4.7E+ 4.7E+3 4.7E+4 4.7E+5 4 G 00M 0M M 00K 0K K 00 0 lock Speed Resolution R MAX (flk,n)
39 Sampling Noise What about this one? Φ Φ A =? FB Φ Φ Φ Φ β=? V REF dφ dφ Series-Parallel Structure 39
40 Sampling Noise LK X IN S/H Stage r Stage r Stage k r k Stage m r m n n n k n m <b > <b > <b k > Pipelined Assembler (Shift Register Array) <b m > n X OUT Sampling noise from all stages must be referred back to input! V V V V... V A A A A A A INRMS IN IN IN3 INn n- n V INk V INRMS IN k- k= V i= A i See Katyal,Lin and Geiger, ISAS, for capacitor sizing for minimization of noise and power 40
41 V REF dφ V REF dφ Sampling Timing Φ Φ Φ Φ Φ Φ Φ Φ dφ dφ Even numbered stages sampled with φ and odd stages sampled with φ T LK φ φ First Sample SS ST SS ST S3S S3T S4S S4T S5S S5T S6S S6T S7S S7T S8S Second Sample SS ST SS ST S3S S3T S4S S4T S5S S5T S6S Second Sample SS ST SS ST S3S S3T S4S 4
42 Sampling Timing Φ Φ Φ Φ V REF dφ T LK dφ φ φ A φ φ A First Sample AD AD AD3 AD4 AD5 AD6 AD7 AD8 Second Sample AD AD AD3 AD4 AD5 AD6 Second Sample AD AD AD3 AD4 Quiet sampling is important 4
43 Bootstrapped Switch The ideal sampling operation Φ H Should track in the TRAK mode Should accurately sample at transition to HOLD mode 43
44 Bootstrapped Switch The ideal sampling operation Φ Φ H H Φ A Should track in the TRAK mode Should accurately sample at transition to HOLD mode 44
45 Bootstrapped Switch The ideal sampling operation R SW Φ H R S H If linear Φ A R SW V +R s OUT SW L = V + R +R +R s Attenuation Error IN S SW SW L f For high frequency inputs, an attenuation error will occur Affects absolute accuracy but not linearity But, if switches are nonlinear, will introduce a nonlinear error that can be very substantial Signal dependent R SW or switch nonlinearity will introduce nonlinear errors 45
46 Bootstrapped Switch Bootstrapping Principle φ φ V DD X φ φ φ 46
47 Bootstrapped Switch Bootstrapping Principle φ φ φ V DD X φ V DD φ φ X φ φ φ φ onceptual Realization May have difficult time turning on some switches May stress gate oxide! 47
48 Bootstrapped Switch Bootstrapping Principle φ V DD X φ φ φ From Galton, ISS 04 48
49 Bootstrapped Switch Bootstrapping Principle φ V DD X φ φ φ From Abo and Gray JS 99 49
50 Bootstrapped Switch Bootstrapping Principle φ V DD X φ φ φ From Roberts MWSAS
51 Bootstrapped Switch Bootstrapping Principle φ V DD X φ φ φ From Kaiser JS 00 5
52 Bootstrapped Switch Bootstrapping Principle φ V DD X φ φ φ From Steensgaard ISAS 999 5
53 Pipelined Data onverter Design Issue. AD offsets, Amp Offsets, Finite Op Amp Gain, DA errors, Finite Gain Errors all cause amplifiers to saturate. orrect interpretation of α k s is critical Guidelines Strategy. Out-range protection circuitry will remove this problem and can make pipeline robust to these effects if α k s correctly interpreted a) Use Extra omparators b) Use sub-radix structures. a) Accurately set α k values b) Use analog or digital calibration 3. Op Amp Gain causes finite gain errors and introduces noninearity 4. Op amp settling must can cause errors 5. Power dissipation strongly dependent upon GB of Op Amps 6. hoice of FB Amplifier Architecture seriously impacts performance 3. a) Select op amp architecture that has acceptable signal swing b) Select gain large enough at boundary of range to minimize nonlinearity and gain errors 4. Select GB to meet settling requirements (degrade modestly to account for slewing) 5. Minimize L, use energy efficient op amps, share or shut down op amp when not used,scale power in latter stages, eliminate input S/H if possible, interleave at high frequencies 6. Bottom plate sampling, bootatrapping, clock advance to reduce aperature uncertainty,critical GB, parasitic insensitivity needed, β dependent upon architecture and phase, compensation for worst-case β, TG if needed 53
54 Pipelined Data onverter Design Guidelines Issue 7. Sampling operation inherently introduces a sampled-noise due to noise in resistors Strategy 7. Select the capacitor sizes to meet noise requirements. ontinuous-time noise can also be present but is often dominated by sampled noise. Size switches to meet settling and noise requirements. Excessive GB will cause noise degradation in some applications, include noise from all stages (not just first stage). 8. Signal-dependent tracking errors at input introduce linearity degradation 8. Bootstrapped switches almost always used at input stage. Must avoid stressing oxide on bootstrapped switches 54
55 Aperture Uncertainty VREF V ( sinωt) IN T K Desired V Actual T K + T V V IN REF ωcosωt) t V V IN REF ω t MAX n+ V V / MAX REF T V ωv / IN REF t T MAX ω n 55
56 Aperture Uncertainty VREF V ( sinωt) IN T ω n Example: If f LK =00MHz, n=4 determine the aperture uncertainty T 4.86E-4. 05p sec 4 E8 Aperture uncertainty requirements can be very stringent! 56
57 Elimination of Input S/H LK X IN S/H Stage r Stage r Stage k r k Stage m r m n n n k n m <b > <b > <b k > Pipelined Assembler (Shift Register Array) <b m > n X OUT Why is input S/H used? 57
58 Elimination of Input S/H LK X IN S/H Stage r Stage r Stage k r k Stage m r m n n n k n m <b > <b > <b k > Pipelined Assembler (Shift Register Array) <b m > n X OUT Why is input S/H used? onventional Wisdom: Because want right sample at input Because gain stages mess up when input is time varying But what does an AD error do to the Boolean output? V in n α k k d k f(offset) f(residue) Absolutely nothing if over-range protection is provided! 58
59 Elimination of Input S/H LK X IN S/H Stage r Stage r Stage k r k Stage m r m n n n k n m <b > <b > <b k > Pipelined Assembler (Shift Register Array) <b m > n X OUT Why is input S/H used? onventional Wisdom: Because want right sample at input Because gain stages mess up when input is time varying 59
60 Elimination of Input S/H LK X IN S/H Stage r Stage r Stage k r k Stage m r m n n n k n m <b > <b > <b k > Pipelined Assembler (Shift Register Array) <b m > n X OUT LK X IN Stage r Stage r Stage k r k Stage m r m n n n k n m <b > <b > <b k > Pipelined Assembler (Shift Register Array) <b m > n X OUT Advance sampling clock a little so that sample is taken at quiet time but not too much to loose over-range protection 60
61 Fully Differential Architectues Second-order spectral component is often most significant contributor to SFDR and THD limitations in single-ended structures Noise from AD and other components, coupled through the substrate, often source of considerable noise in an AD All even-ordered spectral components are eliminated with fully-differential symmetric structures ommon mode noise is rejected with fully-differential symmetric structures Almost all implementations of Pipelined ADs are fully-differential Straightforward modification of the single-ended concepts discussed here Authors often present structures in single-ended mode and then just mention that differential structure was used Modest (but small) increase in area and power for fully differential structures 6
62 Pipelined Data onverter Design Issue. AD offsets, Amp Offsets, Finite Op Amp Gain, DA errors, Finite Gain Errors all cause amplifiers to saturate. orrect interpretation of α k s is critical Guidelines Strategy. Out-range protection circuitry will remove this problem and can make pipeline robust to these effects if α k s correctly interpreted a) Use Extra omparators b) Use sub-radix structures. a) Accurately set α k values b) Use analog or digital calibration 3. Op Amp Gain causes finite gain errors and introduces noninearity 4. Op amp settling must can cause errors 5. Power dissipation strongly dependent upon GB of Op Amps 6. hoice of FB Amplifier Architecture seriously impacts performance 3. a) Select op amp architecture that has acceptable signal swing b) Select gain large enough at boundary of range to minimize nonlinearity and gain errors 4. Select GB to meet settling requirements (degrade modestly to account for slewing) 5. Minimize L, use energy efficient op amps, share or shut down op amp when not used,scale power in latter stages, eliminate input S/H if possible, interleave at high frequencies 6. Bottom plate sampling, bootatrapping, clock advance to reduce aperature uncertainty,critical GB, parasitic insensitivity needed, β dependent upon architecture and phase, compensation for worst-case β, TG if needed 6
63 Pipelined Data onverter Design Guidelines Issue 7. Sampling operation inherently introduces a sampled-noise due to noise in resistors Strategy 7. Select the capacitor sizes to meet noise requirements. ontinuous-time noise can also be present but is often dominated by sampled noise. Size switches to meet settling and noise requirements. Excessive GB will cause noise degradation in some applications, include noise from all stages (not just first stage). 8. Signal-dependent tracking errors at input introduce linearity degradation 8. Bootstrapped switches almost always used at input stage. Must avoid stressing oxide on bootstrapped switches 9. Aperature uncertainty can cause serious errors 0. Input S/H major contributor to nonlinearity and power dissipation 9. Since latency usually of little concern, be sure that a clean clock is used to control all sampling. 0. Eliminate S/H but provide adequate over-range protection for this removal. Reduces power dissipation and improves linearity! 63
64 Layout Issues 64
65 Number of Bits/Stage 65
66 yclic (Algorithmic) ADs LK X IN S/H Stage r Stage r Stage k r k Stage m r m n n n k n m <b > <b > <b k > Pipelined Assembler (Shift Register Array) <b m > n X OUT LK X IN S/H Stage r,r,.r m- n,n,... n <b > <b > <b m > Pipelined Assembler (Shift Register Array) n yclic (algorithmic) AD Reduces throughput but also area 66
67 yclic (Algorithmic) ADs LK X IN S/H Stage r,r,.r m- n,n,... n <b > <b > <b m > Pipelined Assembler (Shift Register Array) n LK LK X IN S/H Stage n r X IN Stage r n Pipelined Assembler (Shift Register Array) n Pipelined Assembler (Shift Register Array) n 67
68 End of Lecture 7
Nyquist-Rate A/D Converters
IsLab Analog Integrated ircuit Design AD-51 Nyquist-ate A/D onverters כ Kyungpook National University IsLab Analog Integrated ircuit Design AD-1 Nyquist-ate MOS A/D onverters Nyquist-rate : oversampling
More informationELEN 610 Data Converters
Spring 04 S. Hoyos - EEN-60 ELEN 60 Data onverters Sebastian Hoyos Texas A&M University Analog and Mixed Signal Group Spring 04 S. Hoyos - EEN-60 Electronic Noise Signal to Noise ratio SNR Signal Power
More informationEE 505. Lecture 28. ADC Design SAR
EE 505 Lecture 28 ADC Desig SAR Review from Last Lecture Elimiatio of Iput S/H C LK X IN S/H Stage 1 r 1 Stage 2 r 2 Stage k r k Stage m r m 1 2 k m Pipelied Assembler (Shift Register
More informationPipelined ADC Design. Sources of Errors. Robust Performance of Pipelined ADCs
Pipelined ADC Design Sources of Errors Robust Perforance of Pipelined ADCs 1 Review Standard Pipelined ADC Architecture V ref CLK V in S/H Stage 1 Stage 2 Stage 3 Stage k Stage -1 Stage n 1 n 2 n 3 n k
More informationEE 508 Lecture 29. Integrator Design. Metrics for comparing integrators Current-Mode Integrators
EE 508 Lecture 29 Integrator Design Metrics for comparing integrators urrent-mode Integrators eview from last time nti-aliasing filter often required to limit frequency content at input to S filters ontinuous-time
More informationECEN 610 Mixed-Signal Interfaces
ECEN 610 Mixed-Signal Interfaces Sebastian Hoyos Texas A&M University Analog and Mixed Signal Group Spring 014 S. Hoyos-ECEN-610 1 Sample-and-Hold Spring 014 S. Hoyos-ECEN-610 ZOH vs. Track-and-Hold V(t)
More informationEE 435 Lecture 44. Switched-Capacitor Amplifiers Other Integrated Filters
EE 435 Lecture 44 Switched-Capacitor Amplifiers Other Integrated Filters Switched-Capacitor Amplifiers Noninverting Amplifier Inverting Amplifier C A V = C C A V = - C Accurate control of gain is possible
More informationLecture 340 Characterization of DACs and Current Scaling DACs (5/1/10) Page 340-1
Lecture 34 Characterization of DACs and Current Scaling DACs (5//) Page 34 LECTURE 34 CHARACTERZATON OF DACS AND CURRENT SCALNG DACS LECTURE ORGANZATON Outline ntroduction Static characterization of DACs
More informationCMOS Comparators. Kyungpook National University. Integrated Systems Lab, Kyungpook National University. Comparators
IsLab Analog Integrated ircuit Design OMP-21 MOS omparators כ Kyungpook National University IsLab Analog Integrated ircuit Design OMP-1 omparators A comparator is used to detect whether a signal is greater
More informationSwitched-Capacitor Circuits David Johns and Ken Martin University of Toronto
Switched-Capacitor Circuits David Johns and Ken Martin University of Toronto (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) University of Toronto 1 of 60 Basic Building Blocks Opamps Ideal opamps usually
More informationPipelined multi step A/D converters
Department of Electrical Engineering Indian Institute of Technology, Madras Chennai, 600036, India 04 Nov 2006 Motivation for multi step A/D conversion Flash converters: Area and power consumption increase
More informationEE247 Lecture 16. Serial Charge Redistribution DAC
EE47 Lecture 16 D/A Converters D/A examples Serial charge redistribution DAC Practical aspects of current-switch DACs Segmented current-switch DACs DAC self calibration techniques Current copiers Dynamic
More informationEE 435. Lecture 26. Data Converters. Data Converter Characterization
EE 435 Lecture 26 Data Converters Data Converter Characterization . Review from last lecture. Data Converter Architectures n DAC R-2R (4-bits) R R R R V OUT 2R 2R 2R 2R R d 3 d 2 d 1 d 0 V REF By superposition:
More informationA novel Capacitor Array based Digital to Analog Converter
Chapter 4 A novel Capacitor Array based Digital to Analog Converter We present a novel capacitor array digital to analog converter(dac architecture. This DAC architecture replaces the large MSB (Most Significant
More informationEE 435. Lecture 16. Compensation Systematic Two-Stage Op Amp Design
EE 435 Lecture 6 Compensation Systematic Two-Stage Op Amp Design Review from last lecture Review of Basic Concepts Pole Locations and Stability Theorem: A system is stable iff all closed-loop poles lie
More informationSystem on a Chip. Prof. Dr. Michael Kraft
System on a Chip Prof. Dr. Michael Kraft Lecture 3: Sample and Hold Circuits Switched Capacitor Circuits Circuits and Systems Sampling Signal Processing Sample and Hold Analogue Circuits Switched Capacitor
More informationEE 435. Lecture 26. Data Converters. Differential Nonlinearity Spectral Performance
EE 435 Lecture 26 Data Converters Differential Nonlinearity Spectral Performance . Review from last lecture. Integral Nonlinearity (DAC) Nonideal DAC INL often expressed in LSB INL = X k INL= max OUT OF
More informationEE 435. Lecture 28. Data Converters Linearity INL/DNL Spectral Performance
EE 435 Lecture 8 Data Converters Linearity INL/DNL Spectral Performance Performance Characterization of Data Converters Static characteristics Resolution Least Significant Bit (LSB) Offset and Gain Errors
More informationEE 508 Lecture 24. Sensitivity Functions - Predistortion and Calibration
EE 508 Lecture 24 Sensitivity Functions - Predistortion and Calibration Review from last time Sensitivity Comparisons Consider 5 second-order lowpass filters (all can realize same T(s) within a gain factor)
More informationEE 435. Lecture 26. Data Converters. Data Converter Characterization
EE 435 Lecture 26 Data Converters Data Converter Characterization . Review from last lecture. Data Converter Architectures Large number of different circuits have been proposed for building data converters
More informationEE 230 Lecture 40. Data Converters. Amplitude Quantization. Quantization Noise
EE 230 Lecture 40 Data Converters Amplitude Quantization Quantization Noise Review from Last Time: Time Quantization Typical ADC Environment Review from Last Time: Time Quantization Analog Signal Reconstruction
More informationEE 505 Lecture 7. Spectral Performance of Data Converters - Time Quantization - Amplitude Quantization Clock Jitter Statistical Circuit Modeling
EE 505 Lecture 7 Spectral Performance of Data Converters - Time Quantization - Amplitude Quantization Clock Jitter Statistical Circuit Modeling . Review from last lecture. MatLab comparison: 512 Samples
More informationEE 435. Lecture 38. DAC Design Current Steering DACs Charge Redistribution DACs ADC Design
EE 435 Lecture 38 DAC Design Current Steering DACs Charge edistribution DACs ADC Design eview from last lecture Current Steering DACs X N Binary to Thermometer ndecoder (all ON) S S N- S N V EF F nherently
More informationEE 435. Lecture 36. Quantization Noise ENOB Absolute and Relative Accuracy DAC Design. The String DAC
EE 435 Lecture 36 Quantization Noise ENOB Absolute and elative Accuracy DAC Design The String DAC . eview from last lecture. Quantization Noise in ADC ecall: If the random variable f is uniformly distributed
More informationEE 230 Lecture 43. Data Converters
EE 230 Lecture 43 Data Converters Review from Last Time: Amplitude Quantization Unwanted signals in the output of a system are called noise. Distortion Smooth nonlinearities Frequency attenuation Large
More informationSummary Last Lecture
EE247 Lecture 19 ADC Converters Sampling (continued) Sampling switch charge injection & clock feedthrough Complementary switch Use of dummy device Bottom-plate switching Track & hold T/H circuits T/H combined
More informationEE 435. Lecture 29. Data Converters. Linearity Measures Spectral Performance
EE 435 Lecture 9 Data Converters Linearity Measures Spectral Performance Linearity Measurements (testing) Consider ADC V IN (t) DUT X IOUT V REF Linearity testing often based upon code density testing
More informationAdvanced Current Mirrors and Opamps
Advanced Current Mirrors and Opamps David Johns and Ken Martin (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) slide 1 of 26 Wide-Swing Current Mirrors I bias I V I in out out = I in V W L bias ------------
More informationLecture 10, ATIK. Data converters 3
Lecture, ATIK Data converters 3 What did we do last time? A quick glance at sigma-delta modulators Understanding how the noise is shaped to higher frequencies DACs A case study of the current-steering
More informationModeling All-MOS Log-Domain Σ A/D Converters
DCIS 04 Modeling All-MOS Log Σ ADCs Intro Circuits Modeling Example Conclusions 1/22 Modeling All-MOS Log-Domain Σ A/D Converters X.Redondo 1, J.Pallarès 2 and F.Serra-Graells 1 1 Institut de Microelectrònica
More informationEXAMPLE DESIGN PART 1
EE37 Advanced Analog ircuits Lecture EXAMPLE DESIGN PART Richard Schreier richard.schreier@analog.com Trevor aldwell trevor.caldwell@utoronto.ca ourse Goals Deepen understanding of MOS analog circuit design
More informationEE 508 Lecture 31. Switched Current Filters
EE 508 Lecture 31 Switched Current Filters Review from last time Current-Mode Filters I IN I 0 I 0 s+αi0 s I OUT T s 2 IOUT I 0 I 2 2 IN s + I0s+I 0 Basic Concepts of Benefits of Current-Mode Filters:
More informationNyquist-Rate D/A Converters. D/A Converter Basics.
Nyquist-Rate D/A Converters David Johns and Ken Martin (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) slide 1 of 20 D/A Converter Basics. B in D/A is a digital signal (or word), B in b i B in = 2 1
More informationEE 508 Lecture 22. Sensitivity Functions - Comparison of Circuits - Predistortion and Calibration
EE 58 Lecture Sensitivity Functions - Comparison of Circuits - Predistortion and Calibration Review from last time Sensitivity Comparisons Consider 5 second-order lowpass filters (all can realize same
More informationPARALLEL DIGITAL-ANALOG CONVERTERS
CMOS Analog IC Design Page 10.2-1 10.2 - PARALLEL DIGITAL-ANALOG CONVERTERS CLASSIFICATION OF DIGITAL-ANALOG CONVERTERS CMOS Analog IC Design Page 10.2-2 CURRENT SCALING DIGITAL-ANALOG CONVERTERS GENERAL
More informationSample-and-Holds David Johns and Ken Martin University of Toronto
Sample-and-Holds David Johns and Ken Martin (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) slide 1 of 18 Sample-and-Hold Circuits Also called track-and-hold circuits Often needed in A/D converters
More informationSection 4. Nonlinear Circuits
Section 4 Nonlinear Circuits 1 ) Voltage Comparators V P < V N : V o = V ol V P > V N : V o = V oh One bit A/D converter, Practical gain : 10 3 10 6 V OH and V OL should be far apart enough Response Time:
More informationEXAMPLE DESIGN PART 1
EE37 Advanced Analog ircuits Lecture 3 EXAMPLE DESIGN PART Richard Schreier richard.schreier@analog.com Trevor aldwell trevor.caldwell@utoronto.ca ourse Goals Deepen understanding of MOS analog circuit
More informationEE 435. Lecture 2: Basic Op Amp Design. - Single Stage Low Gain Op Amps
EE 435 ecture 2: Basic Op mp Design - Single Stage ow Gain Op mps 1 Review from last lecture: How does an amplifier differ from an operational amplifier?? Op mp mplifier mplifier used in open-loop applications
More informationEE247 Lecture 19. EECS 247 Lecture 19: Data Converters 2006 H.K. Page 1. Summary Last Lecture
EE247 Lecture 19 ADC Converters Sampling (continued) Clock boosters (continued) Sampling switch charge injection & clock feedthrough Complementary switch Use of dummy device Bottom-plate switching Track
More informationLecture 400 Discrete-Time Comparators (4/8/02) Page 400-1
Lecture 400 DiscreteTime omparators (4/8/02) Page 4001 LETURE 400 DISRETETIME OMPARATORS (LATHES) (READING: AH 475483) Objective The objective of this presentation is: 1.) Illustrate discretetime comparators
More informationAn Efficient Bottom-Up Extraction Approach to Build the Behavioral Model of Switched-Capacitor. ΔΣ Modulator. Electronic Design Automation Laboratory
Electronic Design Automation Laboratory National Central University Department of Electrical Engineering, Taiwan ( R.O.C) An Efficient Bottom-Up Extraction Approach to Build the Behavioral Model of Switched-Capacitor
More informationData Converter Fundamentals
Data Converter Fundamentals David Johns and Ken Martin (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) slide 1 of 33 Introduction Two main types of converters Nyquist-Rate Converters Generate output
More informationD/A Converters. D/A Examples
D/A architecture examples Unit element Binary weighted Static performance Component matching Architectures Unit element Binary weighted Segmented Dynamic element matching Dynamic performance Glitches Reconstruction
More informationStability and Frequency Compensation
類比電路設計 (3349) - 2004 Stability and Frequency ompensation hing-yuan Yang National hung-hsing University Department of Electrical Engineering Overview Reading B Razavi hapter 0 Introduction In this lecture,
More informationSHM-14 Ultra-Fast, 14-Bit Linear Monolithic Sample-Hold Amplifiers
INNOVATION and EX C ELL E N C E Ultra-Fast, 1-Bit Linear Monolithic Sample-Hold Amplifiers FEATURES Fast acquisition time: 10ns to ±0.1% 0ns to ±0.0% ns to ±0.01% ±0.001% Nonlinearity 6µV rms output noise
More informationPower Dissipation. Where Does Power Go in CMOS?
Power Dissipation [Adapted from Chapter 5 of Digital Integrated Circuits, 2003, J. Rabaey et al.] Where Does Power Go in CMOS? Dynamic Power Consumption Charging and Discharging Capacitors Short Circuit
More informationLecture 310 Open-Loop Comparators (3/28/10) Page 310-1
Lecture 310 Open-Loop Comparators (3/28/10) Page 310-1 LECTURE 310 OPEN-LOOP COMPARATORS LECTURE ORGANIZATION Outline Characterization of comparators Dominant pole, open-loop comparators Two-pole, open-loop
More information2N5545/46/47/JANTX/JANTXV
N//7/JANTX/JANTXV Monolithic N-Channel JFET Duals Product Summary Part Number V GS(off) (V) V (BR)GSS Min (V) g fs Min (ms) I G Max (pa) V GS V GS Max (mv) N. to.. N. to.. N7. to.. Features Benefits Applications
More informationEE247 Analog-Digital Interface Integrated Circuits
EE247 Analog-Digital Interface Integrated Circuits Fall 200 Name: Zhaoyi Kang SID: 22074 ******************************************************************************* EE247 Analog-Digital Interface Integrated
More informationPURPOSE: See suggested breadboard configuration on following page!
ECE4902 Lab 1 C2011 PURPOSE: Determining Capacitance with Risetime Measurement Reverse Biased Diode Junction Capacitance MOSFET Gate Capacitance Simulation: SPICE Parameter Extraction, Transient Analysis
More informationUNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences
UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences E. Alon Final EECS 240 Monday, May 19, 2008 SPRING 2008 You should write your results on the exam
More informationEE 330 Lecture 6. Improved Switch-Level Model Propagation Delay Stick Diagrams Technology Files
EE 330 Lecture 6 Improved witch-level Model Propagation elay tick iagrams Technology Files Review from Last Time MO Transistor Qualitative iscussion of n-channel Operation Bulk ource Gate rain rain G Gate
More informationDigital Integrated Circuits A Design Perspective
Semiconductor Memories Adapted from Chapter 12 of Digital Integrated Circuits A Design Perspective Jan M. Rabaey et al. Copyright 2003 Prentice Hall/Pearson Outline Memory Classification Memory Architectures
More information! Memory. " RAM Memory. ! Cell size accounts for most of memory array size. ! 6T SRAM Cell. " Used in most commercial chips
ESE 57: Digital Integrated Circuits and VLSI Fundamentals Lec : April 3, 8 Memory: Core Cells Today! Memory " RAM Memory " Architecture " Memory core " SRAM " DRAM " Periphery Penn ESE 57 Spring 8 - Khanna
More informationAnnouncements. EE141- Fall 2002 Lecture 7. MOS Capacitances Inverter Delay Power
- Fall 2002 Lecture 7 MOS Capacitances Inverter Delay Power Announcements Wednesday 12-3pm lab cancelled Lab 4 this week Homework 2 due today at 5pm Homework 3 posted tonight Today s lecture MOS capacitances
More informationOperational Amplifier (Op-Amp) Operational Amplifiers. OP-Amp: Components. Internal Design of LM741
(Op-Amp) s Prof. Dr. M. Zahurul Haq zahurul@me.buet.ac.bd http://teacher.buet.ac.bd/zahurul/ Department of Mechanical Engineering Bangladesh University of Engineering & Technology ME 475: Mechatronics
More informationAnalog and Telecommunication Electronics
Politecnico di Torino - ICT School Analog and Telecommunication Electronics D3 - A/D converters» Error taxonomy» ADC parameters» Structures and taxonomy» Mixed converters» Origin of errors 12/05/2011-1
More informationLecture 4: Feedback and Op-Amps
Lecture 4: Feedback and Op-Amps Last time, we discussed using transistors in small-signal amplifiers If we want a large signal, we d need to chain several of these small amplifiers together There s a problem,
More informationDAC10* PRODUCT PAGE QUICK LINKS Last Content Update: 02/23/2017
* PRODUCT PAGE QUICK LINKS Last Content Update: 0/3/07 COMPARABLE PARTS View a parametric search of comparable parts. DOCUMENTATION Data Sheet : 0-Bit Current-Out DAC Data Sheet REFERENCE MATERIALS Solutions
More informationChapter 8. Low-Power VLSI Design Methodology
VLSI Design hapter 8 Low-Power VLSI Design Methodology Jin-Fu Li hapter 8 Low-Power VLSI Design Methodology Introduction Low-Power Gate-Level Design Low-Power Architecture-Level Design Algorithmic-Level
More informationEXAMPLE DESIGN PART 1
EE37 Advanced Analog ircuits Lecture EXAMPLE DESIGN PART Richard Schreier richard.schreier@analog.com Trevor aldwell trevor.caldwell@utoronto.ca ourse Goals Deepen understanding of MOS analog circuit design
More informationDesign of Analog Integrated Circuits
Design of Analog Integrated Circuits Chapter 11: Introduction to Switched- Capacitor Circuits Textbook Chapter 13 13.1 General Considerations 13.2 Sampling Switches 13.3 Switched-Capacitor Amplifiers 13.4
More information388 Facta Universitatis ser.: Elec. and Energ. vol. 14, No. 3, Dec A 0. The input-referred op. amp. offset voltage V os introduces an output off
FACTA UNIVERSITATIS (NI»S) Series: Electronics and Energetics vol. 14, No. 3, December 2001, 387-397 A COMPARATIVE STUDY OF TWO SECOND-ORDER SWITCHED-CAPACITOR BALANCED ALL-PASS NETWORKS WITH DIFFERENT
More informationConventional Wisdom Benefits and Consequences of Annealing Understanding of Engineering Principles
EE 508 Lecture 41 Conventional Wisdom Benefits and Consequences of Annealing Understanding of Engineering Principles by Randy Geiger Iowa State University Review from last lecture Conventional Wisdom:
More informationConceptually, a capacitor consists of two conducting plates. Capacitors: Concept
apacitors and Inductors Overview Defining equations Key concepts and important properties Series and parallel equivalents Integrator Differentiator Portland State University EE 221 apacitors and Inductors
More informationEXAMPLE DESIGN PART 2
ECE37 Advanced Analog Circuits Lecture 4 EXAMPLE DESIGN PART 2 Richard Schreier richard.schreier@analog.com Trevor Caldwell trevor.caldwell@utoronto.ca Course Goals Deepen understanding of CMOS analog
More informationLow-Noise Sigma-Delta Capacitance-to-Digital Converter for Sub-pF Capacitive Sensors with Integrated Dielectric Loss Measurement
Low-Noise Sigma-Delta Capacitance-to-Digital Converter for Sub-pF Capacitive Sensors with Integrated Dielectric Loss Measurement Markus Bingesser austriamicrosystems AG Rietstrasse 4, 864 Rapperswil, Switzerland
More informationLecture 320 Improved Open-Loop Comparators and Latches (3/28/10) Page 320-1
Lecture 32 Improved OpenLoop Comparators and es (3/28/1) Page 321 LECTURE 32 IMPROVED OPENLOOP COMPARATORS AND LATCHES LECTURE ORGANIZATION Outline Autozeroing Hysteresis Simple es Summary CMOS Analog
More informationSuccessive Approximation ADCs
Department of Electrical and Computer Engineering Successive Approximation ADCs Vishal Saxena Vishal Saxena -1- Successive Approximation ADC Vishal Saxena -2- Data Converter Architectures Resolution [Bits]
More informationEE 230 Lecture 33. Nonlinear Circuits and Nonlinear Devices. Diode BJT MOSFET
EE 230 Lecture 33 Nonlinear Circuits and Nonlinear Devices Diode BJT MOSFET Review from Last Time: n-channel MOSFET Source Gate L Drain W L EFF Poly Gate oxide n-active p-sub depletion region (electrically
More informationEXTENDING THE RESOLUTION OF PARALLEL DIGITAL-ANALOG CONVERTERS
CMOS Analog IC Design Page 10.3-1 10.3 - EXTENDING THE RESOLUTION OF PARALLEL DIGITAL-ANALOG CONVERTERS TECHNIQUE: Divide the total resolution N into k smaller sub-dacs each with a resolution of N k. Result:
More informationDS0026 Dual High-Speed MOS Driver
Dual High-Speed MOS Driver General Description DS0026 is a low cost monolithic high speed two phase MOS clock driver and interface circuit. Unique circuit design provides both very high speed operation
More informationDigital Electronics. Part A
Digital Electronics Final Examination Part A Winter 2004-05 Student Name: Date: lass Period: Total Points: Multiple hoice Directions: Select the letter of the response which best completes the item or
More informationEE 230 Lecture 20. Nonlinear Op Amp Applications. The Comparator Nonlinear Analysis Methods
EE 230 Lecture 20 Nonlinear Op Amp Applications The Comparator Nonlinear Analysis Methods Quiz 14 What is the major purpose of compensation when designing an operatinal amplifier? And the number is? 1
More informationElectronic Circuits Summary
Electronic Circuits Summary Andreas Biri, D-ITET 6.06.4 Constants (@300K) ε 0 = 8.854 0 F m m 0 = 9. 0 3 kg k =.38 0 3 J K = 8.67 0 5 ev/k kt q = 0.059 V, q kt = 38.6, kt = 5.9 mev V Small Signal Equivalent
More informationAn Ultra Low Resistance Continuity Checker
An Ultra Low Resistance Continuity Checker By R. G. Sparber Copyleft protects this document. 1 Some understanding of electronics is assumed. Although the title claims this is a continuity checker, its
More informationEnergy efficient A/D converter design
Energy efficient A/D converter design Akira Matsuzawa Tokyo Institute of Technology 0.06.8 A. Matsuzawa,Titech Matsuzawa & Okada Lab. Outline Overview of ADs OpAmp based AD design omparator based AD design
More informationEE 435. Lecture 3 Spring Design Space Exploration --with applications to single-stage amplifier design
EE 435 ecture 3 Spring 2019 Design Space Exploration --with applications to single-stage amplifier design 1 Review from last lecture: Single-ended Op Amp Inverting Amplifier V IN R 1 V 1 R 2 A V V OUT
More informationEE 435. Lecture 18. Two-Stage Op Amp with LHP Zero Loop Gain - Breaking the Loop
EE 435 Lecture 8 Two-Stae Op Amp with LHP Zero Loop Gain - Breakin the Loop Review from last lecture Nyquist and Gain-Phase Plots Nyquist and Gain-Phase Plots convey identical information but ain-phase
More informationOPERATIONAL AMPLIFIER APPLICATIONS
OPERATIONAL AMPLIFIER APPLICATIONS 2.1 The Ideal Op Amp (Chapter 2.1) Amplifier Applications 2.2 The Inverting Configuration (Chapter 2.2) 2.3 The Non-inverting Configuration (Chapter 2.3) 2.4 Difference
More informationUNIVERSITÀ DEGLI STUDI DI CATANIA. Dottorato di Ricerca in Ingegneria Elettronica, Automatica e del Controllo di Sistemi Complessi, XXII ciclo
UNIVERSITÀ DEGLI STUDI DI CATANIA DIPARTIMENTO DI INGEGNERIA ELETTRICA, ELETTRONICA E DEI SISTEMI Dottorato di Ricerca in Ingegneria Elettronica, Automatica e del Controllo di Sistemi Complessi, XXII ciclo
More informationTopics. Dynamic CMOS Sequential Design Memory and Control. John A. Chandy Dept. of Electrical and Computer Engineering University of Connecticut
Topics Dynamic CMOS Sequential Design Memory and Control Dynamic CMOS In static circuits at every point in time (except when switching) the output is connected to either GND or V DD via a low resistance
More informationDistributed by: www.jameco.com 1-800-831-4242 The content and copyrights of the attached material are the property of its owner. DS0026 Dual High-Speed MOS Driver General Description DS0026 is a low cost
More informationLectures on APPLICATIONS
APP0 University of alifornia Berkeley ollege of Engineering Department of Electrical Engineering and omputer Science obert W. Brodersen EES40 Analog ircuit Design t ISE Lectures on APPLIATINS t FALL.0V
More informationMonolithic N-Channel JFET Dual
N9 Monolithic N-Channel JFET Dual V GS(off) (V) V (BR)GSS Min (V) g fs Min (ms) I G Max (pa) V GS V GS Max (mv). to. Monolithic Design High Slew Rate Low Offset/Drift Voltage Low Gate Leakage: pa Low Noise:
More informationEE 435 Lecture 13. Cascaded Amplifiers. -- Two-Stage Op Amp Design
EE 435 Lecture 13 ascaded Amplifiers -- Two-Stae Op Amp Desin Review from Last Time Routh-Hurwitz Stability riteria: A third-order polynomial s 3 +a 2 s 2 +a 1 s+a 0 has all poles in the LHP iff all coefficients
More informationEE 505. Lecture 11. Offset Voltages DAC Design
EE 505 Lecture 11 Offset Voltages DC Design Offset Voltages ll DCs have comparators and many DCs and DCs have operational amplifiers The offset voltages of both amplifiers and comparators are random variables
More informationPipelined A/D Converters
EE247 Lecture 2 AC Converters Pipelined ACs EECS 247 Lecture 2: ata Converters 24 H.K. Page Pipelined A/ Converters Ideal operation Errors and correction Redundancy igital calibration Implementation Practical
More informationSwitched-Capacitor Filters
Switched-Capacitor Filters Analog sampled-data filters: Continuous amplitude Quantized time Applications: Oversampled and D/A converters Analog front-ends (CDS, etc) Standalone filters E.g. National Semiconductor
More informationEE 330 Lecture 22. Small Signal Modelling Operating Points for Amplifier Applications Amplification with Transistor Circuits
EE 330 Lecture 22 Small Signal Modelling Operating Points for Amplifier Applications Amplification with Transistor Circuits Exam 2 Friday March 9 Exam 3 Friday April 13 Review Session for Exam 2: 6:00
More informationE40M. Op Amps. M. Horowitz, J. Plummer, R. Howe 1
E40M Op Amps M. Horowitz, J. Plummer, R. Howe 1 Reading A&L: Chapter 15, pp. 863-866. Reader, Chapter 8 Noninverting Amp http://www.electronics-tutorials.ws/opamp/opamp_3.html Inverting Amp http://www.electronics-tutorials.ws/opamp/opamp_2.html
More informationEE100Su08 Lecture #9 (July 16 th 2008)
EE100Su08 Lecture #9 (July 16 th 2008) Outline HW #1s and Midterm #1 returned today Midterm #1 notes HW #1 and Midterm #1 regrade deadline: Wednesday, July 23 rd 2008, 5:00 pm PST. Procedure: HW #1: Bart
More informationECE520 VLSI Design. Lecture 23: SRAM & DRAM Memories. Payman Zarkesh-Ha
ECE520 VLSI Design Lecture 23: SRAM & DRAM Memories Payman Zarkesh-Ha Office: ECE Bldg. 230B Office hours: Wednesday 2:00-3:00PM or by appointment E-mail: pzarkesh@unm.edu Slide: 1 Review of Last Lecture
More informationDiscrete-Time Filter (Switched-Capacitor Filter) IC Lab
Discreteime Filter (Switchedapacitor Filter) I Lab Discreteime Filters AntiAliasing Filter & Smoothing Filter f pass f stop A attenuation FIR Filters f max Windowing (Kaiser), Optimization 0 f s f max
More informationEXAMPLE DESIGN PART 2
ECE37 Advanced Analog Circuits Lecture 3 EXAMPLE DESIGN PART 2 Richard Schreier richard.schreier@analog.com Trevor Caldwell trevor.caldwell@utoronto.ca Course Goals Deepen understanding of CMOS analog
More information1 Introduction 1. 2 Elements of filter design 2. 3 FPAA technology Capacitor bank diagram Switch technology... 6
MS Thesis of hristian Birk Application and Evaluation of FPAA Table of contents 1 Introduction 1 Elements of filter design 3 FPAA technology 4 3.1 apacitor bank diagram... 5 3. Switch technology... 6 4
More informationEE 435. Lecture 37. Parasitic Capacitances in MOS Devices. String DAC Parasitic Capacitances
EE 435 Lecture 37 Parasitic Capacitances in MOS Devices String DAC Parasitic Capacitances Parasitic Capacitors in MOSFET (will initially consider two) Parasitic Capacitors in MOSFET C GCH Parasitic Capacitors
More informationErrata of CMOS Analog Circuit Design 2 nd Edition By Phillip E. Allen and Douglas R. Holberg
Errata 2 nd Ed. (5/22/2) Page Errata of CMOS Analog Circuit Design 2 nd Edition By Phillip E. Allen and Douglas R. Holberg Page Errata 82 Line 4 after figure 3.2-3, CISW CJSW 88 Line between Eqs. (3.3-2)
More informationPreamplifier in 0.5µm CMOS
A 2.125 Gbaud 1.6kΩ Transimpedance Preamplifier in 0.5µm CMOS Sunderarajan S. Mohan Thomas H. Lee Center for Integrated Systems Stanford University OUTLINE Motivation Shunt-peaked Amplifier Inductor Modeling
More information