Data Converter Fundamentals

Size: px
Start display at page:

Download "Data Converter Fundamentals"

Transcription

1 Data Converter Fundamentals David Johns and Ken Martin slide 1 of 33

2 Introduction Two main types of converters Nyquist-Rate Converters Generate output having a one-to-one relationship with a single input value. Rarely sample at Nyquist-rate because of need for anti-aliasing and reconstruction filters. Typically 3 to 20 times input signal s bandwidth. Oversampling Converters Operate much faster than Nyquist-rate (20 to 512 times faster) Shape quantization noise out of bandwidth of interest, post signal processing filters out quantization noise. slide 2 of 33

3 Ideal D/A Converter B in D/A V out V ref defined to be an N-bit digital signal (or word) B in equals 1 or 0 (i.e., b i is a binary digit) b i b 1 B in = b b b N 2 N is MSB while is LSB B in b N Assume is positive unipolar conversion (1) slide 3 of 33

4 Ideal D/A Converter Output voltage related to digital input and reference voltage by V out = V ref ( b b b N 2 N ) = V ref B in Max V out is V ref ( 1 2 N ) Multiplying DAC realized by allowing V ref to be another input signal Ideal DAC has well-defined values (not same for A/D) (2) slide 4 of 33

5 V out V ref 1 Ideal DAC Converter 2-bit DAC 3/4 1/2 1/4 V LSB V ref 1 = -- = 1 LSB (100) B in and V LSB V ref 2 N 1 LSB = N slide 5 of 33

6 Example An 8-bit D/A converter has = 5V. V ref What is the output voltage when B in = ? B in = = V out = V ref B in = V Find V LSB. V LSB = = 19.5 mv (3) (4) (5) slide 6 of 33

7 Ideal A/D Converter V in A/D B out V ref where V ref ( b b b N 2 N ) = V in ± V x 1 -- V 2 LSB V x 1 < --V 2 LSB (6) (7) slide 7 of 33

8 Ideal A/D Converter V LSB B = 1/4 = 1 LSB out V ref /4 1/2 3/4 1 V 01 V V ref 11 V ref V in V ref A range of valid input values produces same digital output word quantization error. No quantization error in D/A converter case. slide 8 of 33

9 Ideal A/D Converter Transitions offset by 0.5V LSB so midpoint are same as D/A case Quantizer Overload Quantization error limited to ± V LSB 2 otherwise quantizer is said to be overloaded. Overloading occurs when input signal is beyond one of the two last transition voltages. V LSB In 2-bit example, input should be greater than 1 8 V ref and less than 7 8 V ref slide 9 of 33

10 Quantization Noise V in A/D B V 1 D/A + V Q Quantization noise V in V V 2 LSB V Q t (Time) 1 --V 2 LSB T t (Time) V Q V 1 V in = V 1 V in V Q or = + (8) slide 10 of 33

11 Quantization Noise V Q V in V 1 V in V 1 V 1 = V in + V Q Quantizer Model Above model is exact approx made when assumptions made about V Q Often assume V Q is white, uniformily distributed number between ± V 2 LSB slide 11 of 33

12 Quantization Noise Average of quantization noise is zero. RMS quantization noise can be shown to equal V Qrms = Each extra bit results in RMS noise decrease of 6dB Noise power is independent of sampling frequency If assume input signal is a sinusoid of peak amplitude of V ref 2 ( ) V LSB (9) V in rms ( ) SNR = 20 log = 20 V Qrms ( ) SNR = 6.02N db V ref ( 2 2) log V LSB ( 12) slide 12 of 33

13 SNR (db) Quantization Noise 10-bit Best possible SNR ( V pp = V ref ) V in ( db) SNR reaches max when input signal is max (might improve SNR if oversampling used) slide 13 of 33

14 Example A 100-mV pp sinusoidal signal is applied to an ideal 12-bit A/D converter for which V ref = 5 V. Find the SNR of the digitized output signal. First, find max SNR if full-scale sinusoidal waveform of ±2.5 V applied SNR max = = 74 db Since input is only ± 100-mV it is 28 db below full scale, so SNR of digitized output is SNR = = 46 db (10) (11) slide 14 of 33

15 Signed Codes Often need converters for both positive and negative signals signed codes Sign Magnitude Neg numbers simply invert MSB 1 s Complement Neg numbers invert all bits Offset Binary Assign to most negative number and count up 2 s Complement Invert MSB of offset binary case or... Neg numbers are 1 LSB larger than 1 s complement slide 15 of 33

16 Number Normalized number Signed Codes Sign magnitude 1 s complement Offset binary 2 s complement +3 +3/ / / ( 0) ( 0) (100) (111) 1 1/ / / / s complement most common when doing signal processing slide 16 of 33

17 2 s Complement Offset Binary 2 s Complement Each have wrap-around behaviour slide 17 of 33

18 2 s Complement Benefits Addition of both positive numbers is done with simple addition (nothing extra needed) Subtraction of A Bdone by complementing bits of B and adding LSB into carry-in of adder Can go above max as long as final result is within range (no overflow hardware needed) Example 2+3+(-4) = = = 001 Final result of 1 correct though temp result of -3 obtained slide 18 of 33

19 Performance Limitations For D/A measure, use output voltage levels For A/D measure, use transition points (easier than midpoints) B out V LSB = 1/4 = 1 LSB V ref /4 1/2 3/4 1 V 01 V V ref 11 V ref V in V ref slide 19 of 33

20 Offset and Gain Error V out V ref 1 3/4 1/2 1/4 Offset error Ideal Gain error (100) B in slide 20 of 33

21 Offset and Gain Error D/A converter units of LSB: V E out off ( D A) = V LSB A/D converter deviation of V 0 01 from 1 2 LSB 0 0 V E 0 01 off ( A D) = V LSB 1 -- LSB 2 With gain error, set offset error to zero V E out gain( D A) = V LSB 1 1 V E 1 1 gain( A D) = V LSB V out V LSB V 0 01 V LSB 0 0 ( 2 N 1) ( 2 N 2) (12) (13) (14) slide 21 of 33

22 Resolution Resolution and Accuracy Number of distinct analog levels n can resolve 2 N distinct analog levels. Absolute Accuracy N-bit resolution Difference between the expected and actual transfer responses includes offset, gain and linearity errors Relative Accuracy After offset and gain errors removed also called maximum integral nonlinearity error A 12-bit accuracy implies that the converter s error is less than the full-scale value divided by 2 12 slide 22 of 33

23 Resolution and Accuracy A converter may have 12-bit resolution with only 10- bit accuracy Another converter may have 10-bit resolution with 12- bit accuracy. Accuracy greater than resolution means converter s transfer response is very precisely controlled better than the number of bits of resolution. Example A two bit D/A (resolution 2-bits) with output levels at 0.0, 1/4, 2/4, 3/4 is ideal (infinite bit accuracy since no errors) slide 23 of 33

24 Integral Nonlinearity (INL) Error V out V ref Integral nonlinearity error (best-fit) 1 3/4 1/2 Integral nonlinearity error (endpoint) 1/ (100) B in slide 24 of 33

25 INL Error After both offset and gain errors removed, integral nonlinearity (INL) error is deviation from a straight line. Can use endpoint or best fit straight lines endpoint more conservative INL plotted for each digital word INL 0.5LSB max INL (100) B in Maximum INL also referred to as relative accuracy slide 25 of 33

26 Differential Nonlinearity (DNL) Error Ideally, each step is 1 LSB away from adjacent level DNL defined as variation in step sizes from 1 LSB (once gain and offset errors removed) Example Max DNL = 0.5 LSB has at least one step size which is either 0.5 LSB or 1.5 LSB As in INL error, DNL plotted for each digital word and max is maximum magnitude. DNL 0.5LSB max DNL (100) B in step size between 00 and 01 is 1.5 LSB step size between 10 and 11 is 0.7 LSB slide 26 of 33

27 Monotonic D/A Converters Monotonicity Where output alway increases as input increases no negative slope in transfer-response Important for some control loop applications If max DNL < 1 LSB, converter is monotonic Can be monotonic and have DNL > 1 LSB If max INL < 0.5 LSB, converter is monotonic Missing Code A/D Converters Similar to monotonic but for A/D converter Increasing analog input skips some digital codes If max DNL < 1 LSB or max INL < 0.5 LSB, no missing codes slide 27 of 33

28 Converter Speed A/D Conversion Time and Sampling Rate Conversion time time for a single measurement Sampling rate max sampling rate (typically inverse of conversion time) Note that converter might have latency due to pipelining D/A Settling Time and Sampling Rate Settling time time for converter to settle to within a specified resolution (typically 0.5 LSB) Sampling rate max rate (typically inverse of settling time) slide 28 of 33

29 Sampling-Time Uncertainty Error due to variations in sampling time V ref Consider full-scale sine wave: V in = sin( 2π f 2 in t) Rate of change is max at zero crossing If sampling time has variation t, then to keep V less than 1 LSB, require that V LSB 1 t < = π f in V ref 2 N π f in Example 250 MHz sinusoidal signal must keep t < 5psfor 8-bit accuracy Same 5ps for 16-bit accuracy and 1 MHz sinusoid (15) slide 29 of 33

30 Dynamic Range Ratio of rms value of max amplitude input sinusoid to rms output noise plus distortion Can be expressed as N, effective number of bits SNR = 6.02N db Often a function of freq of input signal (lower SNR as freq increases) more realistic than only using INL and DNL Note, distortion of some converters not a function of input signal level Other converters (such as oversampling), distortion decreases as signal level decreases (similar to other analog circuits) (16) slide 30 of 33

31 3-bit D/A converter, 1 LSB Example Offset voltage is 11 mv resulting in Gain error V ref 4V, with following values For INL and DNL errors, first remove both offset and gain errors = { : : : : : : : 3.491} E gain D A V ref 2 3 = 0.5 V E off D A ( ) = = LSB ( ) = ( 2 3 1) = 0.04 LSB 0.5 (17) (18) slide 31 of 33

32 Offset error removed by subtracting LSB Gain error removed by subtracting off scaled values of gain error. Example new value for (scaled to 1 LSB) given by ( 0.04 ) = Offset-free, gain-free, scaled values are { 0.0 : : : : : : : 7.0} INL errors Since now in units of LSBs, given by difference between values and ideal values { 0 : : : : : : : 0} DNL errors difference between adjacent values and 1 LSB { : : : : : : 0.004} (19) (20) (21) (22) slide 32 of 33

33 Example A full-scale sinusoidal is applied to a 12-bit A/D If fundamental has a normalized power of 1Wand remaining power is 0.5 µw, what is the effective number of bits for the converter? SNR = 6.02N eff In this case, SNR given by 1 SNR = 10 log = resulting in 63 db N eff = = 10.2 effective bits 6.02 (23) (24) (25) slide 33 of 33

Oversampling Converters

Oversampling Converters Oversampling Converters David Johns and Ken Martin (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) slide 1 of 56 Motivation Popular approach for medium-to-low speed A/D and D/A applications requiring

More information

Nyquist-Rate D/A Converters. D/A Converter Basics.

Nyquist-Rate D/A Converters. D/A Converter Basics. Nyquist-Rate D/A Converters David Johns and Ken Martin (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) slide 1 of 20 D/A Converter Basics. B in D/A is a digital signal (or word), B in b i B in = 2 1

More information

EE 230 Lecture 40. Data Converters. Amplitude Quantization. Quantization Noise

EE 230 Lecture 40. Data Converters. Amplitude Quantization. Quantization Noise EE 230 Lecture 40 Data Converters Amplitude Quantization Quantization Noise Review from Last Time: Time Quantization Typical ADC Environment Review from Last Time: Time Quantization Analog Signal Reconstruction

More information

Analog Digital Sampling & Discrete Time Discrete Values & Noise Digital-to-Analog Conversion Analog-to-Digital Conversion

Analog Digital Sampling & Discrete Time Discrete Values & Noise Digital-to-Analog Conversion Analog-to-Digital Conversion Analog Digital Sampling & Discrete Time Discrete Values & Noise Digital-to-Analog Conversion Analog-to-Digital Conversion 6.082 Fall 2006 Analog Digital, Slide Plan: Mixed Signal Architecture volts bits

More information

EE 435. Lecture 26. Data Converters. Data Converter Characterization

EE 435. Lecture 26. Data Converters. Data Converter Characterization EE 435 Lecture 26 Data Converters Data Converter Characterization . Review from last lecture. Data Converter Architectures n DAC R-2R (4-bits) R R R R V OUT 2R 2R 2R 2R R d 3 d 2 d 1 d 0 V REF By superposition:

More information

EE 521: Instrumentation and Measurements

EE 521: Instrumentation and Measurements Aly El-Osery Electrical Engineering Department, New Mexico Tech Socorro, New Mexico, USA September 23, 2009 1 / 18 1 Sampling 2 Quantization 3 Digital-to-Analog Converter 4 Analog-to-Digital Converter

More information

D/A Converters. D/A Examples

D/A Converters. D/A Examples D/A architecture examples Unit element Binary weighted Static performance Component matching Architectures Unit element Binary weighted Segmented Dynamic element matching Dynamic performance Glitches Reconstruction

More information

Sistemas de Aquisição de Dados. Mestrado Integrado em Eng. Física Tecnológica 2016/17 Aula 4, 10th October

Sistemas de Aquisição de Dados. Mestrado Integrado em Eng. Física Tecnológica 2016/17 Aula 4, 10th October Sistemas de Aquisição de Dados Mestrado Integrado em Eng. Física Tecnológica 216/17 Aula 4, 1th October ADC Amplitude Quantization: ADC Digital Output Formats V REF +FS RANGE (SPAN) OR FS ANALOG INPUT

More information

A novel Capacitor Array based Digital to Analog Converter

A novel Capacitor Array based Digital to Analog Converter Chapter 4 A novel Capacitor Array based Digital to Analog Converter We present a novel capacitor array digital to analog converter(dac architecture. This DAC architecture replaces the large MSB (Most Significant

More information

EE 435. Lecture 26. Data Converters. Data Converter Characterization

EE 435. Lecture 26. Data Converters. Data Converter Characterization EE 435 Lecture 26 Data Converters Data Converter Characterization . Review from last lecture. Data Converter Architectures Large number of different circuits have been proposed for building data converters

More information

Analog and Telecommunication Electronics

Analog and Telecommunication Electronics Politecnico di Torino - ICT School Analog and Telecommunication Electronics D3 - A/D converters» Error taxonomy» ADC parameters» Structures and taxonomy» Mixed converters» Origin of errors 12/05/2011-1

More information

Lecture 340 Characterization of DACs and Current Scaling DACs (5/1/10) Page 340-1

Lecture 340 Characterization of DACs and Current Scaling DACs (5/1/10) Page 340-1 Lecture 34 Characterization of DACs and Current Scaling DACs (5//) Page 34 LECTURE 34 CHARACTERZATON OF DACS AND CURRENT SCALNG DACS LECTURE ORGANZATON Outline ntroduction Static characterization of DACs

More information

PARALLEL DIGITAL-ANALOG CONVERTERS

PARALLEL DIGITAL-ANALOG CONVERTERS CMOS Analog IC Design Page 10.2-1 10.2 - PARALLEL DIGITAL-ANALOG CONVERTERS CLASSIFICATION OF DIGITAL-ANALOG CONVERTERS CMOS Analog IC Design Page 10.2-2 CURRENT SCALING DIGITAL-ANALOG CONVERTERS GENERAL

More information

Slide Set Data Converters. Digital Enhancement Techniques

Slide Set Data Converters. Digital Enhancement Techniques 0 Slide Set Data Converters Digital Enhancement Techniques Introduction Summary Error Measurement Trimming of Elements Foreground Calibration Background Calibration Dynamic Matching Decimation and Interpolation

More information

Digital to Analog Converters I

Digital to Analog Converters I Advanced Analog Building Blocks 2 Digital to Analog Converters I Albert Comerma (PI) (comerma@physi.uni-heidelberg.de) Course web WiSe 2017 DAC parameters DACs parameters DACs non ideal effects DACs performance

More information

EE 435. Lecture 28. Data Converters Linearity INL/DNL Spectral Performance

EE 435. Lecture 28. Data Converters Linearity INL/DNL Spectral Performance EE 435 Lecture 8 Data Converters Linearity INL/DNL Spectral Performance Performance Characterization of Data Converters Static characteristics Resolution Least Significant Bit (LSB) Offset and Gain Errors

More information

Seminar: D. Jeon, Energy-efficient Digital Signal Processing Hardware Design Mon Sept 22, 9:30-11:30am in 3316 EECS

Seminar: D. Jeon, Energy-efficient Digital Signal Processing Hardware Design Mon Sept 22, 9:30-11:30am in 3316 EECS EECS 452 Lecture 6 Today: Announcements: Rounding and quantization Analog to digital conversion Lab 3 starts next week Hw3 due on tuesday Project teaming meeting: today 7-9PM, Dow 3150 My new office hours:

More information

EEO 401 Digital Signal Processing Prof. Mark Fowler

EEO 401 Digital Signal Processing Prof. Mark Fowler EEO 401 Digital Signal Processing Pro. Mark Fowler Note Set #14 Practical A-to-D Converters and D-to-A Converters Reading Assignment: Sect. 6.3 o Proakis & Manolakis 1/19 The irst step was to see that

More information

Switched-Capacitor Circuits David Johns and Ken Martin University of Toronto

Switched-Capacitor Circuits David Johns and Ken Martin University of Toronto Switched-Capacitor Circuits David Johns and Ken Martin University of Toronto (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) University of Toronto 1 of 60 Basic Building Blocks Opamps Ideal opamps usually

More information

EE 230 Lecture 43. Data Converters

EE 230 Lecture 43. Data Converters EE 230 Lecture 43 Data Converters Review from Last Time: Amplitude Quantization Unwanted signals in the output of a system are called noise. Distortion Smooth nonlinearities Frequency attenuation Large

More information

EXTENDING THE RESOLUTION OF PARALLEL DIGITAL-ANALOG CONVERTERS

EXTENDING THE RESOLUTION OF PARALLEL DIGITAL-ANALOG CONVERTERS CMOS Analog IC Design Page 10.3-1 10.3 - EXTENDING THE RESOLUTION OF PARALLEL DIGITAL-ANALOG CONVERTERS TECHNIQUE: Divide the total resolution N into k smaller sub-dacs each with a resolution of N k. Result:

More information

Nyquist-Rate A/D Converters

Nyquist-Rate A/D Converters IsLab Analog Integrated ircuit Design AD-51 Nyquist-ate A/D onverters כ Kyungpook National University IsLab Analog Integrated ircuit Design AD-1 Nyquist-ate MOS A/D onverters Nyquist-rate : oversampling

More information

Analog and Telecommunication Electronics

Analog and Telecommunication Electronics Politecnico di Torino Electronic Eng. Master Degree Analog and Telecommunication Electronics D2 - DAC taxonomy and errors» Static and dynamic parameters» DAC taxonomy» DAC circuits» Error sources AY 2015-16

More information

Analog to Digital Conversion

Analog to Digital Conversion Analog to Digital Conversion ATmega Block Diagram Analog to Digital Converter Sample and Hold SA Converter Internal Bandgap eference 2 tj Analog to Digital Conversion Most of the real world is analog temperature,

More information

EE 435. Lecture 29. Data Converters. Linearity Measures Spectral Performance

EE 435. Lecture 29. Data Converters. Linearity Measures Spectral Performance EE 435 Lecture 9 Data Converters Linearity Measures Spectral Performance Linearity Measurements (testing) Consider ADC V IN (t) DUT X IOUT V REF Linearity testing often based upon code density testing

More information

Pipelined multi step A/D converters

Pipelined multi step A/D converters Department of Electrical Engineering Indian Institute of Technology, Madras Chennai, 600036, India 04 Nov 2006 Motivation for multi step A/D conversion Flash converters: Area and power consumption increase

More information

Measurement and Instrumentation. Sampling, Digital Devices, and Data Acquisition

Measurement and Instrumentation. Sampling, Digital Devices, and Data Acquisition 2141-375 Measurement and Instrumentation Sampling, Digital Devices, and Data Acquisition Basic Data Acquisition System Analog Form Analog Form Digital Form Display Physical varialble Sensor Signal conditioning

More information

Sistemas de Aquisição de Dados. Mestrado Integrado em Eng. Física Tecnológica 2016/17 Aula 3, 3rd September

Sistemas de Aquisição de Dados. Mestrado Integrado em Eng. Física Tecnológica 2016/17 Aula 3, 3rd September Sistemas de Aquisição de Dados Mestrado Integrado em Eng. Física Tecnológica 2016/17 Aula 3, 3rd September The Data Converter Interface Analog Media and Transducers Signal Conditioning Signal Conditioning

More information

EE 505 Lecture 7. Spectral Performance of Data Converters - Time Quantization - Amplitude Quantization Clock Jitter Statistical Circuit Modeling

EE 505 Lecture 7. Spectral Performance of Data Converters - Time Quantization - Amplitude Quantization Clock Jitter Statistical Circuit Modeling EE 505 Lecture 7 Spectral Performance of Data Converters - Time Quantization - Amplitude Quantization Clock Jitter Statistical Circuit Modeling . Review from last lecture. MatLab comparison: 512 Samples

More information

UNSIGNED BINARY NUMBERS DIGITAL ELECTRONICS SYSTEM DESIGN WHAT ABOUT NEGATIVE NUMBERS? BINARY ADDITION 11/9/2018

UNSIGNED BINARY NUMBERS DIGITAL ELECTRONICS SYSTEM DESIGN WHAT ABOUT NEGATIVE NUMBERS? BINARY ADDITION 11/9/2018 DIGITAL ELECTRONICS SYSTEM DESIGN LL 2018 PROFS. IRIS BAHAR & ROD BERESFORD NOVEMBER 9, 2018 LECTURE 19: BINARY ADDITION, UNSIGNED BINARY NUMBERS For the binary number b n-1 b n-2 b 1 b 0. b -1 b -2 b

More information

Digital Electronic Meters

Digital Electronic Meters Digital Electronic Meters EIE 240 Electrical and Electronic Measurement May 1, 2015 1 Digital Signal Binary or two stages: 0 (Low voltage 0-3 V) 1 (High voltage 4-5 V) Binary digit is called bit. Group

More information

Analog to Digital Converters (ADCs)

Analog to Digital Converters (ADCs) Analog to Digital Converters (ADCs) Note: Figures are copyrighted Proakis & Manolakis, Digital Signal Processing, 4 th Edition, Pearson Publishers. Embedded System Design A Unified HW Approach, Vahid/Givargis,

More information

Digital Signal 2 N Most Significant Bit (MSB) Least. Bit (LSB)

Digital Signal 2 N Most Significant Bit (MSB) Least. Bit (LSB) 1 Digital Signal Binary or two stages: 0 (Low voltage 0-3 V) 1 (High voltage 4-5 V) Binary digit is called bit. Group of bits is called word. 8-bit group is called byte. For N-bit base-2 number = 2 N levels

More information

EE 435. Lecture 26. Data Converters. Differential Nonlinearity Spectral Performance

EE 435. Lecture 26. Data Converters. Differential Nonlinearity Spectral Performance EE 435 Lecture 26 Data Converters Differential Nonlinearity Spectral Performance . Review from last lecture. Integral Nonlinearity (DAC) Nonideal DAC INL often expressed in LSB INL = X k INL= max OUT OF

More information

DSP Design Lecture 2. Fredrik Edman.

DSP Design Lecture 2. Fredrik Edman. DSP Design Lecture Number representation, scaling, quantization and round-off Noise Fredrik Edman fredrik.edman@eit.lth.se Representation of Numbers Numbers is a way to use symbols to describe and model

More information

Slide Set Data Converters. Background Elements

Slide Set Data Converters. Background Elements 0 Slide Set Data Converters Background Elements 1 Introduction Summary The Ideal Data Converter Sampling Amplitude Quantization Quantization Noise kt/c Noise Discrete and Fast Fourier Transforms The D/A

More information

Lecture 6, ATIK. Switched-capacitor circuits 2 S/H, Some nonideal effects Continuous-time filters

Lecture 6, ATIK. Switched-capacitor circuits 2 S/H, Some nonideal effects Continuous-time filters Lecture 6, ATIK Switched-capacitor circuits 2 S/H, Some nonideal effects Continuous-time filters What did we do last time? Switched capacitor circuits The basics Charge-redistribution analysis Nonidealties

More information

UNIT V FINITE WORD LENGTH EFFECTS IN DIGITAL FILTERS PART A 1. Define 1 s complement form? In 1,s complement form the positive number is represented as in the sign magnitude form. To obtain the negative

More information

EE247 Lecture 16. Serial Charge Redistribution DAC

EE247 Lecture 16. Serial Charge Redistribution DAC EE47 Lecture 16 D/A Converters D/A examples Serial charge redistribution DAC Practical aspects of current-switch DACs Segmented current-switch DACs DAC self calibration techniques Current copiers Dynamic

More information

Introduction to digital systems. Juan P Bello

Introduction to digital systems. Juan P Bello Introduction to digital systems Juan P Bello Analogue vs Digital (1) Analog information is made up of a continuum of values within a given range At its most basic, digital information can assume only one

More information

EE100Su08 Lecture #9 (July 16 th 2008)

EE100Su08 Lecture #9 (July 16 th 2008) EE100Su08 Lecture #9 (July 16 th 2008) Outline HW #1s and Midterm #1 returned today Midterm #1 notes HW #1 and Midterm #1 regrade deadline: Wednesday, July 23 rd 2008, 5:00 pm PST. Procedure: HW #1: Bart

More information

EE 435. Lecture 32. Spectral Performance Windowing

EE 435. Lecture 32. Spectral Performance Windowing EE 435 Lecture 32 Spectral Performance Windowing . Review from last lecture. Distortion Analysis T 0 T S THEOREM?: If N P is an integer and x(t) is band limited to f MAX, then 2 Am Χ mnp 1 0 m h N and

More information

Successive Approximation ADCs

Successive Approximation ADCs Department of Electrical and Computer Engineering Successive Approximation ADCs Vishal Saxena Vishal Saxena -1- Successive Approximation ADC Vishal Saxena -2- Data Converter Architectures Resolution [Bits]

More information

Lecture 10, ATIK. Data converters 3

Lecture 10, ATIK. Data converters 3 Lecture, ATIK Data converters 3 What did we do last time? A quick glance at sigma-delta modulators Understanding how the noise is shaped to higher frequencies DACs A case study of the current-steering

More information

Communication Engineering Prof. Surendra Prasad Department of Electrical Engineering Indian Institute of Technology, Delhi

Communication Engineering Prof. Surendra Prasad Department of Electrical Engineering Indian Institute of Technology, Delhi Communication Engineering Prof. Surendra Prasad Department of Electrical Engineering Indian Institute of Technology, Delhi Lecture - 41 Pulse Code Modulation (PCM) So, if you remember we have been talking

More information

EE260: Digital Design, Spring n Digital Computers. n Number Systems. n Representations. n Conversions. n Arithmetic Operations.

EE260: Digital Design, Spring n Digital Computers. n Number Systems. n Representations. n Conversions. n Arithmetic Operations. EE 260: Introduction to Digital Design Number Systems Yao Zheng Department of Electrical Engineering University of Hawaiʻi at Mānoa Overview n Digital Computers n Number Systems n Representations n Conversions

More information

ELEN E4810: Digital Signal Processing Topic 11: Continuous Signals. 1. Sampling and Reconstruction 2. Quantization

ELEN E4810: Digital Signal Processing Topic 11: Continuous Signals. 1. Sampling and Reconstruction 2. Quantization ELEN E4810: Digital Signal Processing Topic 11: Continuous Signals 1. Sampling and Reconstruction 2. Quantization 1 1. Sampling & Reconstruction DSP must interact with an analog world: A to D D to A x(t)

More information

Advanced Current Mirrors and Opamps

Advanced Current Mirrors and Opamps Advanced Current Mirrors and Opamps David Johns and Ken Martin (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) slide 1 of 26 Wide-Swing Current Mirrors I bias I V I in out out = I in V W L bias ------------

More information

EE 435. Lecture 36. Quantization Noise ENOB Absolute and Relative Accuracy DAC Design. The String DAC

EE 435. Lecture 36. Quantization Noise ENOB Absolute and Relative Accuracy DAC Design. The String DAC EE 435 Lecture 36 Quantization Noise ENOB Absolute and elative Accuracy DAC Design The String DAC . eview from last lecture. Quantization Noise in ADC ecall: If the random variable f is uniformly distributed

More information

Accurate Fourier Analysis for Circuit Simulators

Accurate Fourier Analysis for Circuit Simulators Accurate Fourier Analysis for Circuit Simulators Kenneth S. Kundert Cadence Design Systems (Based on Presentation to CICC 94) Abstract A new approach to Fourier analysis within the context of circuit simulation

More information

Correlator I. Basics. Chapter Introduction. 8.2 Digitization Sampling. D. Anish Roshi

Correlator I. Basics. Chapter Introduction. 8.2 Digitization Sampling. D. Anish Roshi Chapter 8 Correlator I. Basics D. Anish Roshi 8.1 Introduction A radio interferometer measures the mutual coherence function of the electric field due to a given source brightness distribution in the sky.

More information

EE123 Digital Signal Processing

EE123 Digital Signal Processing EE123 Digital Signal Processing Lecture 19 Practical ADC/DAC Ideal Anti-Aliasing ADC A/D x c (t) Analog Anti-Aliasing Filter HLP(jΩ) sampler t = nt x[n] =x c (nt ) Quantizer 1 X c (j ) and s < 2 1 T X

More information

Pipelined A/D Converters

Pipelined A/D Converters EE247 Lecture 2 AC Converters Pipelined ACs EECS 247 Lecture 2: ata Converters 24 H.K. Page Pipelined A/ Converters Ideal operation Errors and correction Redundancy igital calibration Implementation Practical

More information

Lecture 310 Open-Loop Comparators (3/28/10) Page 310-1

Lecture 310 Open-Loop Comparators (3/28/10) Page 310-1 Lecture 310 Open-Loop Comparators (3/28/10) Page 310-1 LECTURE 310 OPEN-LOOP COMPARATORS LECTURE ORGANIZATION Outline Characterization of comparators Dominant pole, open-loop comparators Two-pole, open-loop

More information

Numbering Systems. Computational Platforms. Scaling and Round-off Noise. Special Purpose. here that is dedicated architecture

Numbering Systems. Computational Platforms. Scaling and Round-off Noise. Special Purpose. here that is dedicated architecture Computational Platforms Numbering Systems Basic Building Blocks Scaling and Round-off Noise Computational Platforms Viktor Öwall viktor.owall@eit.lth.seowall@eit lth Standard Processors or Special Purpose

More information

VID3: Sampling and Quantization

VID3: Sampling and Quantization Video Transmission VID3: Sampling and Quantization By Prof. Gregory D. Durgin copyright 2009 all rights reserved Claude E. Shannon (1916-2001) Mathematician and Electrical Engineer Worked for Bell Labs

More information

Number Representation and Waveform Quantization

Number Representation and Waveform Quantization 1 Number Representation and Waveform Quantization 1 Introduction This lab presents two important concepts for working with digital signals. The first section discusses how numbers are stored in memory.

More information

14:332:231 DIGITAL LOGIC DESIGN. 2 s-complement Representation

14:332:231 DIGITAL LOGIC DESIGN. 2 s-complement Representation 4:332:23 DIGITAL LOGIC DESIGN Ivan Marsic, Rutgers University Electrical & Computer Engineering Fall 203 Lecture #3: Addition, Subtraction, Multiplication, and Division 2 s-complement Representation RECALL

More information

Combinational Logic Design Arithmetic Functions and Circuits

Combinational Logic Design Arithmetic Functions and Circuits Combinational Logic Design Arithmetic Functions and Circuits Overview Binary Addition Half Adder Full Adder Ripple Carry Adder Carry Look-ahead Adder Binary Subtraction Binary Subtractor Binary Adder-Subtractor

More information

Digital Signal Processing

Digital Signal Processing COMP ENG 4TL4: Digital Signal Processing Notes for Lecture #3 Wednesday, September 10, 2003 1.4 Quantization Digital systems can only represent sample amplitudes with a finite set of prescribed values,

More information

ECEN 610 Mixed-Signal Interfaces

ECEN 610 Mixed-Signal Interfaces ECEN 610 Mixed-Signal Interfaces Sebastian Hoyos Texas A&M University Analog and Mixed Signal Group Spring 014 S. Hoyos-ECEN-610 1 Sample-and-Hold Spring 014 S. Hoyos-ECEN-610 ZOH vs. Track-and-Hold V(t)

More information

Principles of Communications

Principles of Communications Principles of Communications Weiyao Lin, PhD Shanghai Jiao Tong University Chapter 4: Analog-to-Digital Conversion Textbook: 7.1 7.4 2010/2011 Meixia Tao @ SJTU 1 Outline Analog signal Sampling Quantization

More information

convert a two s complement number back into a recognizable magnitude.

convert a two s complement number back into a recognizable magnitude. 1 INTRODUCTION The previous lesson introduced binary and hexadecimal numbers. In this lesson we look at simple arithmetic operations using these number systems. In particular, we examine the problem of

More information

J.-M Friedt. FEMTO-ST/time & frequency department. slides and references at jmfriedt.free.fr.

J.-M Friedt. FEMTO-ST/time & frequency department. slides and references at jmfriedt.free.fr. FEMTO-ST/time & frequency department jmfriedt@femto-st.fr slides and references at jmfriedt.free.fr February 21, 2018 1 / 17 Basics ADC: discrete time (aliasing) and discrete levels (quantization) V =

More information

Analysis of Finite Wordlength Effects

Analysis of Finite Wordlength Effects Analysis of Finite Wordlength Effects Ideally, the system parameters along with the signal variables have infinite precision taing any value between and In practice, they can tae only discrete values within

More information

ETSF15 Analog/Digital. Stefan Höst

ETSF15 Analog/Digital. Stefan Höst ETSF15 Analog/Digital Stefan Höst Physical layer Analog vs digital Sampling, quantisation, reconstruction Modulation Represent digital data in a continuous world Disturbances Noise and distortion Synchronization

More information

Sample-and-Holds David Johns and Ken Martin University of Toronto

Sample-and-Holds David Johns and Ken Martin University of Toronto Sample-and-Holds David Johns and Ken Martin (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) slide 1 of 18 Sample-and-Hold Circuits Also called track-and-hold circuits Often needed in A/D converters

More information

Finite Word Length Effects and Quantisation Noise. Professors A G Constantinides & L R Arnaut

Finite Word Length Effects and Quantisation Noise. Professors A G Constantinides & L R Arnaut Finite Word Length Effects and Quantisation Noise 1 Finite Word Length Effects Finite register lengths and A/D converters cause errors at different levels: (i) input: Input quantisation (ii) system: Coefficient

More information

INTRODUCTION TO DELTA-SIGMA ADCS

INTRODUCTION TO DELTA-SIGMA ADCS ECE37 Advanced Analog Circuits INTRODUCTION TO DELTA-SIGMA ADCS Richard Schreier richard.schreier@analog.com NLCOTD: Level Translator VDD > VDD2, e.g. 3-V logic? -V logic VDD < VDD2, e.g. -V logic? 3-V

More information

Design of Sequential Circuits

Design of Sequential Circuits Design of Sequential Circuits Seven Steps: Construct a state diagram (showing contents of flip flop and inputs with next state) Assign letter variables to each flip flop and each input and output variable

More information

Summary Last Lecture

Summary Last Lecture EE247 Lecture 19 ADC Converters Sampling (continued) Sampling switch charge injection & clock feedthrough Complementary switch Use of dummy device Bottom-plate switching Track & hold T/H circuits T/H combined

More information

Application Note AN37. Noise Histogram Analysis. by John Lis

Application Note AN37. Noise Histogram Analysis. by John Lis AN37 Application Note Noise Histogram Analysis by John Lis NOISELESS, IDEAL CONVERTER OFFSET ERROR σ RMS NOISE HISTOGRAM OF SAMPLES PROBABILITY DISTRIBUTION FUNCTION X PEAK-TO-PEAK NOISE Crystal Semiconductor

More information

CMPT 889: Lecture 3 Fundamentals of Digital Audio, Discrete-Time Signals

CMPT 889: Lecture 3 Fundamentals of Digital Audio, Discrete-Time Signals CMPT 889: Lecture 3 Fundamentals of Digital Audio, Discrete-Time Signals Tamara Smyth, tamaras@cs.sfu.ca School of Computing Science, Simon Fraser University October 6, 2005 1 Sound Sound waves are longitudinal

More information

CprE 281: Digital Logic

CprE 281: Digital Logic CprE 281: Digital Logic Instructor: Alexander Stoytchev http://www.ece.iastate.edu/~alexs/classes/ Signed Numbers CprE 281: Digital Logic Iowa State University, Ames, IA Copyright Alexander Stoytchev Administrative

More information

EE 505 Lecture 10. Spectral Characterization. Part 2 of 2

EE 505 Lecture 10. Spectral Characterization. Part 2 of 2 EE 505 Lecture 10 Spectral Characterization Part 2 of 2 Review from last lecture Spectral Analysis If f(t) is periodic f(t) alternately f(t) = = A A ( kω t + ) 0 + Aksin θk k= 1 0 + a ksin t k= 1 k= 1

More information

Simulation, and Overload and Stability Analysis of Continuous Time Sigma Delta Modulator

Simulation, and Overload and Stability Analysis of Continuous Time Sigma Delta Modulator UNLV Theses, Dissertations, Professional Papers, and Capstones 1-1-014 Simulation, and Overload and Stability Analysis of Continuous Time Sigma Delta Modulator Kyung Kang University of Nevada, Las Vegas,

More information

Roundoff Noise in Digital Feedback Control Systems

Roundoff Noise in Digital Feedback Control Systems Chapter 7 Roundoff Noise in Digital Feedback Control Systems Digital control systems are generally feedback systems. Within their feedback loops are parts that are analog and parts that are digital. At

More information

DATASHEET AD7520, AD7521. Features. Ordering Information. Pinouts. 10-Bit, 12-Bit, Multiplying D/A Converters. FN3104 Rev.4.

DATASHEET AD7520, AD7521. Features. Ordering Information. Pinouts. 10-Bit, 12-Bit, Multiplying D/A Converters. FN3104 Rev.4. DATASHEET AD720, AD72 0Bit, 2Bit, Multiplying D/A Converters The AD720 and AD72 are monolithic, high accuracy, low cost 0bit and 2bit resolution, multiplying digitaltoanalog converters (DAC). Intersil

More information

Hakim Weatherspoon CS 3410 Computer Science Cornell University

Hakim Weatherspoon CS 3410 Computer Science Cornell University Hakim Weatherspoon CS 3410 Computer Science Cornell University The slides are the product of many rounds of teaching CS 3410 by Professors Weatherspoon, Bala, Bracy, and Sirer. memory inst 32 register

More information

S.Y. Diploma : Sem. III [CO/CM/IF/CD/CW] Digital Techniques

S.Y. Diploma : Sem. III [CO/CM/IF/CD/CW] Digital Techniques S.Y. Diploma : Sem. III [CO/CM/IF/CD/CW] Digital Techniques Time: 3 Hrs.] Prelim Question Paper Solution [Marks : 100 Q.1(a) Attempt any SIX of the following : [12] Q.1(a) (i) Derive AND gate and OR gate

More information

EE40 Midterm Review Prof. Nathan Cheung

EE40 Midterm Review Prof. Nathan Cheung EE40 Midterm Review Prof. Nathan Cheung 10/29/2009 Slide 1 I feel I know the topics but I cannot solve the problems Now what? Slide 2 R L C Properties Slide 3 Ideal Voltage Source *Current depends d on

More information

A Modeling Environment for the Simulation and Design of Charge Redistribution DACs Used in SAR ADCs

A Modeling Environment for the Simulation and Design of Charge Redistribution DACs Used in SAR ADCs 204 UKSim-AMSS 6th International Conference on Computer Modelling and Simulation A Modeling Environment for the Simulation and Design of Charge Redistribution DACs Used in SAR ADCs Stefano Brenna, Andrea

More information

CSE 241 Digital Systems Spring 2013

CSE 241 Digital Systems Spring 2013 CSE 241 Digital Systems Spring 2013 Instructor: Prof. Kui Ren Department of Computer Science and Engineering Lecture slides modified from many online resources and used solely for the educational purpose.

More information

Pulse-Code Modulation (PCM) :

Pulse-Code Modulation (PCM) : PCM & DPCM & DM 1 Pulse-Code Modulation (PCM) : In PCM each sample of the signal is quantized to one of the amplitude levels, where B is the number of bits used to represent each sample. The rate from

More information

ir. Georgi Radulov 1, dr. ir. Patrick Quinn 2, dr. ir. Hans Hegt 1, prof. dr. ir. Arthur van Roermund 1 Eindhoven University of Technology Xilinx

ir. Georgi Radulov 1, dr. ir. Patrick Quinn 2, dr. ir. Hans Hegt 1, prof. dr. ir. Arthur van Roermund 1 Eindhoven University of Technology Xilinx Calibration of Current Steering D/A Converters ir. eorgi Radulov 1, dr. ir. Patrick Quinn 2, dr. ir. Hans Hegt 1, prof. dr. ir. Arthur van Roermund 1 1 Eindhoven University of Technology 2 Xilinx Current-steering

More information

Binary Multipliers. Reading: Study Chapter 3. The key trick of multiplication is memorizing a digit-to-digit table Everything else was just adding

Binary Multipliers. Reading: Study Chapter 3. The key trick of multiplication is memorizing a digit-to-digit table Everything else was just adding Binary Multipliers The key trick of multiplication is memorizing a digit-to-digit table Everything else was just adding 2 3 4 5 6 7 8 9 2 3 4 5 6 7 8 9 2 2 4 6 8 2 4 6 8 3 3 6 9 2 5 8 2 24 27 4 4 8 2 6

More information

In this lecture, we will consider how to analyse an electrical circuit by applying KVL and KCL. As a result, we can predict the voltages and currents

In this lecture, we will consider how to analyse an electrical circuit by applying KVL and KCL. As a result, we can predict the voltages and currents In this lecture, we will consider how to analyse an electrical circuit by applying KVL and KCL. As a result, we can predict the voltages and currents around an electrical circuit. This is a short lecture,

More information

THE FOURIER TRANSFORM (Fourier series for a function whose period is very, very long) Reading: Main 11.3

THE FOURIER TRANSFORM (Fourier series for a function whose period is very, very long) Reading: Main 11.3 THE FOURIER TRANSFORM (Fourier series for a function whose period is very, very long) Reading: Main 11.3 Any periodic function f(t) can be written as a Fourier Series a 0 2 + a n cos( nωt) + b n sin n

More information

The PUMA method applied to the measures carried out by using a PC-based measurement instrument. Ciro Spataro

The PUMA method applied to the measures carried out by using a PC-based measurement instrument. Ciro Spataro The PUMA applied to the measures carried out by using a PC-based measurement instrument Ciro Spataro 1 DIEET - University of Palermo, ITALY, ciro.spataro@unipa.it Abstract- The paper deals with the uncertainty

More information

Higher-Order Σ Modulators and the Σ Toolbox

Higher-Order Σ Modulators and the Σ Toolbox ECE37 Advanced Analog Circuits Higher-Order Σ Modulators and the Σ Toolbox Richard Schreier richard.schreier@analog.com NLCOTD: Dynamic Flip-Flop Standard CMOS version D CK Q Q Can the circuit be simplified?

More information

Department of Mechanical and Aerospace Engineering. MAE334 - Introduction to Instrumentation and Computers. Final Examination.

Department of Mechanical and Aerospace Engineering. MAE334 - Introduction to Instrumentation and Computers. Final Examination. Name: Number: Department of Mechanical and Aerospace Engineering MAE334 - Introduction to Instrumentation and Computers Final Examination December 12, 2003 Closed Book and Notes 1. Be sure to fill in your

More information

Modern Digital Communication Techniques Prof. Suvra Sekhar Das G. S. Sanyal School of Telecommunication Indian Institute of Technology, Kharagpur

Modern Digital Communication Techniques Prof. Suvra Sekhar Das G. S. Sanyal School of Telecommunication Indian Institute of Technology, Kharagpur Modern Digital Communication Techniques Prof. Suvra Sekhar Das G. S. Sanyal School of Telecommunication Indian Institute of Technology, Kharagpur Lecture - 15 Analog to Digital Conversion Welcome to the

More information

SWITCHED CAPACITOR AMPLIFIERS

SWITCHED CAPACITOR AMPLIFIERS SWITCHED CAPACITOR AMPLIFIERS AO 0V 4. AO 0V 4.2 i Q AO 0V 4.3 Q AO 0V 4.4 Q i AO 0V 4.5 AO 0V 4.6 i Q AO 0V 4.7 Q AO 0V 4.8 i Q AO 0V 4.9 Simple amplifier First approach: A 0 = infinite. C : V C = V s

More information

Background Digital Calibration Techniques for Pipelined ADC s y

Background Digital Calibration Techniques for Pipelined ADC s y Background Digital Calibration Techniques for Pipelined ADC s y Un-Ku Moon Lucent Technologies Bell Laboratories 555 Union Blvd., Allentown, PA 1813 Bang-Sup Song Coordinated Science Laboratory University

More information

Mark Redekopp, All rights reserved. Lecture 1 Slides. Intro Number Systems Logic Functions

Mark Redekopp, All rights reserved. Lecture 1 Slides. Intro Number Systems Logic Functions Lecture Slides Intro Number Systems Logic Functions EE 0 in Context EE 0 EE 20L Logic Design Fundamentals Logic Design, CAD Tools, Lab tools, Project EE 357 EE 457 Computer Architecture Using the logic

More information

WORKBOOK. Try Yourself Questions. Electrical Engineering Digital Electronics. Detailed Explanations of

WORKBOOK. Try Yourself Questions. Electrical Engineering Digital Electronics. Detailed Explanations of 27 WORKBOOK Detailed Eplanations of Try Yourself Questions Electrical Engineering Digital Electronics Number Systems and Codes T : Solution Converting into decimal number system 2 + 3 + 5 + 8 2 + 4 8 +

More information

What does such a voltage signal look like? Signals are commonly observed and graphed as functions of time:

What does such a voltage signal look like? Signals are commonly observed and graphed as functions of time: Objectives Upon completion of this module, you should be able to: understand uniform quantizers, including dynamic range and sources of error, represent numbers in two s complement binary form, assign

More information

Top-Down Design of a xdsl 14-bit 4MS/s Σ Modulator in Digital CMOS Technology

Top-Down Design of a xdsl 14-bit 4MS/s Σ Modulator in Digital CMOS Technology Top-Down Design of a xdsl -bit 4MS/s Σ Modulator in Digital CMOS Technology R. del Río, J.M. de la Rosa, F. Medeiro, B. Pérez-Verdú, and A. Rodríguez-Vázquez Instituto de Microelectrónica de Sevilla CNM-CSIC

More information

Modeling All-MOS Log-Domain Σ A/D Converters

Modeling All-MOS Log-Domain Σ A/D Converters DCIS 04 Modeling All-MOS Log Σ ADCs Intro Circuits Modeling Example Conclusions 1/22 Modeling All-MOS Log-Domain Σ A/D Converters X.Redondo 1, J.Pallarès 2 and F.Serra-Graells 1 1 Institut de Microelectrònica

More information

A Nonuniform Quantization Scheme for High Speed SAR ADC Architecture

A Nonuniform Quantization Scheme for High Speed SAR ADC Architecture A Nonuniform Quantization Scheme for High Speed SAR ADC Architecture Youngchun Kim Electrical and Computer Engineering The University of Texas Wenjuan Guo Intel Corporation Ahmed H Tewfik Electrical and

More information