EXAMPLE DESIGN PART 1
|
|
- Emery Crawford
- 5 years ago
- Views:
Transcription
1 EE37 Advanced Analog ircuits Lecture EXAMPLE DESIGN PART Richard Schreier Trevor aldwell ourse Goals Deepen understanding of MOS analog circuit design through a top-down study of a modern analog system The lectures will focus on Delta-Sigma ADs, but you may do your project on another analog system. Develop circuit insight through brief peeks at some nifty little circuits The circuit world is filled with many little gems that every competent designer ought to recognie. EE37 - Date Lecture Ref Homework 8--7 RS Introduction: MOD & MOD S&T -3, A Matlab MOD 8--4 RS Example Design: Part S&T 9., J&M Switch-level sim 8-- RS 3 Example Design: Part J&M 4 -level sim 8--8 T 4 Pipeline and SAR ADs Arch. omp ISS No Lecture 8-- RS 5 Advanced Σ S&T 4, 6.6, 9.4, B TMOD; Proj Reading Week No Lecture 8--5 RS 6 omparator & Flash AD J&M T 7 S ircuits J&M 8-3- T 8 Amplifier Design T 9 Amplifier Design T Noise in S ircuits S&T Project Presentation T Matching & MM-Shaping Project Report RS Switching Regulator -level sim EE37-3 NLOTD: Kelvin onnection You want to make this: Your Block But you get this: wiring resistance R p External Resistor How to measure accurately (for accurate feedback) when R p + ωl p is a significant fraction of R? EE37-4 L p bondwire inductance pad pin R + Highlights (i.e. What you will learn today) MOD implementation Switched-capacitor integrator S summer & DA too 3 Dynamic-range scaling 4 kt/ noise 5 Some MOD nonlinear theory 6 erification strategy EE37-5 desired signal f B shaped noise f B Review: A Σ AD System Nyquist-rate PM Data f B f s f s Σ Modulator Digital Decimator W Loop Filter DA ( )= STF( )( )+ NTF( )E( ) STF( ): signal transfer function NTF( ): noise transfer function E( ): quantiation error EE37-6 Y E
2 NTF ( e j πf ) 4 3 Review: MOD ω for ω «E ( ) = NTF( )E ( ) + STF( ) ( ) NTF( ) = ( ) STF( ) = Normalied Frequency (f /f s ) Doubling OSR improves SNR by 9 db Peak SNR dbp( 9 OSR 3 ( π )); dbp( x) log ( x) EE37-7 NTF ( e j πf ) Review: MOD ω 4 for ω «Normalied Frequency (f /f s ) Doubling OSR improves SNR by 5 db Peak SNR dbp( ( 5 OSR 5 ) ( 4π 4 )) EE37-8 E NTF( ) = ( ) STF( ) = dbfs/nbw Review: Simulated MOD PSD Input at 5% of FullScale SNR = 86 OSR = 8 Simulated spectrum (smoothed) 4 db/decade Theoretical PSD (k = ) NBW = Normalied Frequency (f /f s ) EE37-9 Review: Advantages of Σ AD: Simplified Anti-Alias Filter Since the input is oversampled, only very high frequencies alias to the passband. These can often be removed with a simple R section. If a continuous-time loop filter is used, the anti-alias filter can often be eliminated altogether. DA: Simplified Reconstruction Filter The nearby images present in Nyquist-rate reconstruction can be removed digitally. + Inherent Linearity Simple structures can yield very high SNR. + Robust Implementation Σ tolerates siable component errors. EE37 - Let s Try Making One! lock at f s = MH. Assume BW = kh. OSR = f s ( BW ) = 5 9 MOD: SNR 9 db/octave 9 octaves = 8 db MOD: SNR 5 db/octave 9 octaves =35 db Actually more like db. SNR of MOD is not bad, but SNR of MOD is awesome! In addition to MOD s SNR advantage, MOD is usually preferred over MOD because MOD s quantiation noise is more well-behaved. What Do We Need? Summation blocks Delaying and non-delaying discrete-time integrators 3 uantier (-bit) 4 Feedback DAs (-bit) 5 Decimation filter (not shown) Digital and therefore easy E EE37 - EE37 -
3 Switched-apacitor Integrator φ: q ( n) = out ( n) Single-ended circuit: in φ φ φ φ φ out q ( n) = in ( n) in out Timing: φ φ φ in v in ( n) v in ( n + ) out v out ( n) v out ( n + ) Time φ φ: q ( n + ) = q ( n) + q ( n) in q out EE37-3 EE37-4 q ( n + ) = q ( n) + q ( n) ( ) = ( ) + ( ) ( ) ( ) = This circuit integrates charge Since = in and = out out ( ) = in ( ) Note that the voltage gain is controlled by a ratio of capacitors With careful layout,.% accuracy is possible. EE37-5 Summation + Integration φ φ φ φ φ φ out ( ) Adding an extra input branch accomplishes addition, with weighting EE37-6 φ out ( ) ( ) = ( ) b DA + Summation + Integration +ref ref φ φ φ v φ v φ φ φ EE37-7 φ out DA v in Differential Integrator φ φ Allows in,m (= out,m of previous stage) to be arbitrary φ φ EE37-8 φ φ φ φ M of amplifier inputs out Amplifier drives only capacitors, so a high output impedance is OK
4 Non-Delaying Integrator Single-ended circuit: Swap Phases Timing: in φ φ φ φ φ out φ: φ: in q = q ( n) = out ( n) out q ( n + ) = q ( n) q ( n + ) φ φ φ φ in v in ( n) v in ( n + ) out v out ( n) v out ( n + ) Integration occurs during φ in q ( n + ) = in ( n + ) out EE37-9 EE37 - q ( n + ) = q ( n) q ( n + ) ( ) = ( ) ( ) ( ) = ( ) out ( ) = in ( ) Delaying (and inverting) integrator EE37 - Half-Delay Integrator Single-ended circuit: Timing: in φ φ φ φ φ φ EE37 - φ in v in ( n) v in ( n + ) out v out ( n) v out ( n + ) Time φ φ Sample output on φ out Half-Delay Integrator Output is sampled on a different phase than the input Some use the notation H ( ) = / to denote the shift in sampling time I consider this an abuse of notation. An alternative method is to declare that the border between time n and n+ occurs at the end of a specific phase, say φ A circuit which samples on φ and updates on φ is non-delaying, i.e. H ( ) = ( ), whereas a circuit which samples on φ and updates on φ is delaying, i.e. H ( ) = ( ). EE37-3 Timing in a Σ AD The safest way to deal with timing is to construct a timing diagram and verify that the circuit implements the desired difference equations E.g. MOD: un ( ) x ( n + ) x ( n + ) x ( n) - x - ( n) vn ( ) Difference Equations: v( n) = x ( ( n) ) x ( n + ) = x ( n) vn ( ) + un ( ) x ( n + ) = x ( n) vn ( ) + x ( n + ) () () () EE37-4
5 Switched-apacitor Realiation Timing x x (n) x (n+) x (n) v(n) EE37-5 x Reference feedback shares input/interstage capacitor x (n+) Timing looks OK! v Signal Swing So far, we have not paid any attention to how much swing the op amps can support, or to the magnitudes of u, ref, x and x For simplicity, assume: the full-scale range of u is ±, the op-amp swing is also ± and ref = We still need to know the ranges of x and x in order to accomplish dynamic-range scaling EE37-6 Dynamic-Range Scaling In a linear system with known state bounds, the states can be scaled to occupy any desired range e.g. one state of original system: α β α x β state scaled by /k: α α k k x k kβ k β State Swings in MOD Linear Theory X X = + ( ) E X = ( ) = ( )E X = E = + ( + )E If u is constant and e is white with power σ e = 3, then x = u, σ x = σ = 3, e x = u and σ x = 5σ = 5 3 e E EE37-7 EE Simulated Histograms ρ x ρ x mean =.7 sigma =.6 mean =. sigma = u = EE u = ρ x ρ x mean =.5 sigma =.8 mean =.4 sigma = Observations The match between simulations and our linear theory is fair for x, but poor for x x s mean and standard deviation match theory, although x s distribution does not have the triangular form that would result if e were white and uniformly-distributed in [,]. x s mean is 5-% high, its standard deviation is ~5% low, and the distribution is weird. Our linear theory is not adequate for determining signal swings in MOD No real surprise. Linear theory does not handle overload, i.e. where x, x when u >. Is there a better theory? EE37-3
6 x MOD s Dynamics Second-order DT system with a step nonlinearity For a constant input, ( x ( n), x ( n) ) follow parabolic trajectories in state-space, except when crossing the step (i.e. when x changes sign). parabolic trajectory D B - A One clock tick u = π - D + A -3 x - - x If the image is inside the original, we have a positively-invariant set EE37-3 x D B + B MOD D-Input State Bounds By computing the state-space trajectories with u as a parameter, Hein & Zakhor [ISAS 99] determined invariant sets analytically and thereby arrived at the following bounds for u : x u + x ( 5 u ) ( u ) Note that the bound on x as u In order to use this formula for dynamic-range scaling, we need to restrict the u to a fraction of fullscale. EE37-3 x omparison with Simulation analytic bounds simulation EE37-33 u x x State Bounds for MOD Nonlinear Theory So we do have some better theory, but it Appears to be conservative Especially for u close to FS. Predicts that x can be arbitrarily large Simulations indicate that x does get big as u, but not quite as big as the theory predicts. 3 Assumes the input is constant Attempts to generalie the method for arbitrary inputs could only prove stability for u <.. Inputs with u =.3 have been constructed which drive MOD unstable! EE37-34 u.3 Example Hostile Input u =.3 Scaled MOD Take x = 3 and x = 9 The first integrator should not saturate. The second integrator will not saturate for dc inputs up to 3 dbfs and possibly as high as dbfs. Our scaled version of MOD is then.3 X X /3 /3 9 Input signal chosen to cause the comparator in MOD to make bad decisions Requires knowledge of MOD s internal state. Inputs like this are unlikely to occur in practice EE37-35 /3 /9 Omit since sgn(ky ) = sgn(y ) EE37-36
7 u First Integrator (INT) Shared Input/Reference aps +ref ref v v How do we determine? v v +ref ref 3 3 x M of ref = M of u EE37-37 /3 /3 kt/ Noise R v n Fact: Regardless of the value of R, the meansquare value of the voltage on is v n = kt where k =.38 3 J/K is Boltmann s constant and T is the temperature in Kelvin The ms noise charge is q n = v n = kt. EE37-38 Derivation of kt/ Noise Equipartition of Energy physical principle: In a system at thermal equilibrium, the average energy associated with any degree of freedom is kt. This applies to the kinetic energy of atoms (along each axis of motion), vibrational energy in molecules and to the potential energy in electrical components. Fact: The energy stored in a capacitor is -- So, according to equipartition, --, or = --kt kt = EE37-39 Implications for an S Integrator Each charge/discharge operation has a random component The amplifier plays a role during phase, but we ll assume that the noise in both phases is just kt/. We ll revisit this assumption in Lecture. For a given cap, these random components are essentially uncorrelated, so the noise is white EE37-4 q q t = q +q q q = q = kt q t = q + q = kt Integrator Implications (cont d) This noise charge is equivalent to a noise voltage with ms value v n = kt added to the input of the integrator: v n v n v n Differential Noise v n = v n + v n This noise power is spread uniformly over all frequencies from to f s The power in the band [, f B ] is v n OSR Twice as many switched caps twice as much noise power The input-referred noise power in our differential integrator is v n = 4kT v n = v v n + n EE37-4 EE37-4
8 INT Absolute apacitor Sies For SNR = 3-dBFS input The signal power is v ( ) s = =.5 A 3 dbfs v n, in-band Therefore we want =.5 Since = v n OSR v n, in-band 4kT = =.33 pf v n If we want db more SNR, we need x caps EE37-43 Second Integrator (INT) Separate Input and Feedback aps 3 v x ref v v v 3 x EE X /3 M of x M of ref M of op amp input /9 INT Absolute apacitor Sies In-band noise of second integrator is greatly attenuated Behavioral Schematic π ω B = OSR INT pb edge: A 3 = = apacitor sies not dictated by thermal noise harge injection errors and desired ratio accuracy set absolute sie A reasonable sie for a small cap is currently ~ ff. ω B OSR π INT noise attenuation: > OSR A 6 EE37-45 EE37-46 erification Open-loop verification Loop filter omparator Since MOD is a -bit system, all that can go wrong is the polarity and the timing. sually the timing is checked by (), so this verification step is not needed. losed-loop verification 3 Swing of internal states 4 Spectrum: SNR, STF gain 5 Sensitivity, start-up, overload recovery, EE37-47 Loop-Filter heck Theory Open the feedback loop, set u = and drive an impulse through the feedback path = X X X = Y yn ( ) = {,,, } x ( n) = {, 3, 4, } If x is as predicted then the loop filter is correct At least for the feedback signal, which implies that the NTF will be as designed. EE37-48
9 xe-3 l(r) l(p) l(p) l(v) X Loop Filter heck Practice * -4 X x_matlab x_matlab time, xe-6 Seconds *. In theory there is no difference between theory and practice. But in practice there is. EE37-49 Hey! You heated! An impulse is {,,, }, but a binary DA can only output ±, i.e. it cannot produce a : So how can we determine the impulse response of the loop filter through simulation? A: Do two simulations: one with v = {,,, } and one with v = {+,,, }. Then take the difference. According to superposition, the result is the response to v = {,,, }, so divide by. To keep the integrator states from growing too quickly, you could also use v = {,,+,, } and then v = {+,,+,, }. EE37-5 v(xp,xn) v(xp,xn) Simulated State Swings 3-dBFS ~3-H sine wave Swing < p,diff Swing < p,diff db(spec) db(sqq) nclear Spectrum time (ms) EE freq, xe3 Hert EE37-5 dbfs/nbw Professional Spectrum SNR = 5 OSR = 5 Smoothed Spectrum 8-dBc 3 rd harmonic Theoretical PSD (k = ) NBW = 46 H 4 k k k Frequency (H) SNR dominated by 9-dBFS 3 rd harmonic EE37-53 Implementation Summary hoose a viable S topology and manually verify timing Do dynamic-range scaling You now have a set of capacitor ratios. erify operation: loop filter, timing, swing, spectrum. 3 Determine absolute capacitor sies erify noise. 4 Determine op-amp specs and construct a transistor-level schematic erify everything. 5 Layout, fab, debug, document, get customers, sell by the millions, go public, EE37-54
10 NLOTD: Kelvin onnection How to measure accurately when R p + ωl p is a significant fraction of R? R p L p Differential vs. Single-Ended Differential is more complicated and has more caps and more noise single-ended is better? ± / ± R + se dedicated wires for sensing Also called a 4-wire, Force/Sense or urrent/ Potential connection. ommon in power supplies. EE37-55 / SNR = ( ) = SNR = kT ( ) 4kT kt = ± kT Same capacitor area same SNR Differential is generally preferred due to rejection of even-order distortion and common-mode noise/ interference. EE37-56 Double-Sampled Input u Doubles the effective input signal Allows to be 4 the sie for the same SNR Doubles the sampling rate of the signal, thereby easing AAF further EE37-57 Shared vs. Separate Input aps Separate caps More noise: input: v n = kt input: v n = kt gain / gain: v n referred to : v n Total noise referred to : ( kt )( + ) But using separate caps allows input M to be different from reference M, and so is often preferred in a general-purpose AD EE37-58 Signal-Dependent Ref. Loading Another practical concern is the current draw from the reference ref,actual ref αsinωt in in AD Output ( + εsinωt ) ref ( εsinωt ) ref If the reference current is signal-related, harmonic distortion can result u Shared aps and Ref. Loading +ref ref v v v v +ref ref u q = + ref q ( ref u ), v = + ( ref + u ), v = EE37-59 EE37-6
11 Thus I = --- T ( ref v u ) If u = Asinω u t, thenv = u + error also contains a component at ω u and thus I contains a component at ω = ω u. Since AD Output in ( + εsinωt ), the signaldependent reference current in our circuit can produce 3 rd -harmonic distortion Also, the load presented to the driving circuit is dependent on v and this noisy load can cause trouble. With separate caps, the reference current is signal-independent Yet another reason for using separate caps. EE37-6 nipolar Reference ref v (n ) v (n +) v + v Be careful of the timing of v relative to the integration phase! EE37-6 q = v ref v DA u Single-Ended Input Shared aps ref v v v v ref Full-scale range of u is [, ref ]. v (n ) v (n +) Homework # onstruct a differential switched-capacitor implementation of MOD using ideal elements and verify it. Your circuit should accept a single-ended input and use a unipolar - reference. Scale the circuit such that [,] is the half-scale input range ([,3] would be the full-scale input range) and such that the op amp swing is.5 p,diff at 6 dbfs. hoose capacitor values such that the SNR with a 6 dbfs input should be ~9 db when OSR = 56. EE37-63 EE37-64 What You Learned Today And what the homework should solidify MOD implementation Switched-capacitor integrator S summer & DA too 3 Dynamic-range scaling 4 kt/ noise 5 Some MOD nonlinear theory 6 erification strategy EE37-65
EXAMPLE DESIGN PART 1
EE37 Advanced Analog ircuits Lecture EXAMPLE DESIGN PART Richard Schreier richard.schreier@analog.com Trevor aldwell trevor.caldwell@utoronto.ca ourse Goals Deepen understanding of MOS analog circuit design
More informationEXAMPLE DESIGN PART 1
EE37 Advanced Analog ircuits Lecture 3 EXAMPLE DESIGN PART Richard Schreier richard.schreier@analog.com Trevor aldwell trevor.caldwell@utoronto.ca ourse Goals Deepen understanding of MOS analog circuit
More informationEXAMPLE DESIGN PART 1
ECE37 Advanced Analog Circuits Lecture 3 EXAMPLE DESIGN PART Richard Schreier richard.schreier@analog.com Trevor Caldwell trevor.caldwell@utoronto.ca Course Goals Deepen understanding of CMOS analog circuit
More informationEXAMPLE DESIGN PART 2
ECE37 Advanced Analog Circuits Lecture 4 EXAMPLE DESIGN PART 2 Richard Schreier richard.schreier@analog.com Trevor Caldwell trevor.caldwell@utoronto.ca Course Goals Deepen understanding of CMOS analog
More informationEXAMPLE DESIGN PART 2
ECE37 Advanced Analog Circuits Lecture 3 EXAMPLE DESIGN PART 2 Richard Schreier richard.schreier@analog.com Trevor Caldwell trevor.caldwell@utoronto.ca Course Goals Deepen understanding of CMOS analog
More informationINTRODUCTION TO DELTA-SIGMA ADCS
ECE1371 Advanced Analog Circuits Lecture 1 INTRODUCTION TO DELTA-SIGMA ADCS Richard Schreier richard.schreier@analog.com Trevor Caldwell trevor.caldwell@utoronto.ca Course Goals Deepen understanding of
More informationHigher-Order Modulators: MOD2 and MODN
ECE37 Advanced Analog Circuits Lecture 2 Higher-Order Modulators: MOD2 and MODN Richard Schreier richard.schreier@analog.com Trevor Caldwell trevor.caldwell@utoronto.ca Course Goals Deepen understanding
More informationSecond and Higher-Order Delta-Sigma Modulators
Second and Higher-Order Delta-Sigma Modulators MEAD March 28 Richard Schreier Richard.Schreier@analog.com ANALOG DEVICES Overview MOD2: The 2 nd -Order Modulator MOD2 from MOD NTF (predicted & actual)
More informationINTRODUCTION TO DELTA-SIGMA ADCS
ECE37 Advanced Analog Circuits INTRODUCTION TO DELTA-SIGMA ADCS Richard Schreier richard.schreier@analog.com NLCOTD: Level Translator VDD > VDD2, e.g. 3-V logic? -V logic VDD < VDD2, e.g. -V logic? 3-V
More informationHigher-Order Σ Modulators and the Σ Toolbox
ECE37 Advanced Analog Circuits Higher-Order Σ Modulators and the Σ Toolbox Richard Schreier richard.schreier@analog.com NLCOTD: Dynamic Flip-Flop Standard CMOS version D CK Q Q Can the circuit be simplified?
More informationCourse Goals ADVANCED Σ. Highlights (i.e. What you will learn today) Review: SQNR vs. OSR. Review: MOD1 & MOD2
ECE37 Adanced Analog Circuits Lecture 5 ADANCED Σ Richard Schreier richard.schreier@analog.com Treor Caldwell treor.caldwell@utoronto.ca Course Goals Deepen understanding of CMOS analog circuit design
More informationOversampling Converters
Oversampling Converters David Johns and Ken Martin (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) slide 1 of 56 Motivation Popular approach for medium-to-low speed A/D and D/A applications requiring
More informationELEN 610 Data Converters
Spring 04 S. Hoyos - EEN-60 ELEN 60 Data onverters Sebastian Hoyos Texas A&M University Analog and Mixed Signal Group Spring 04 S. Hoyos - EEN-60 Electronic Noise Signal to Noise ratio SNR Signal Power
More informationLow-Noise Sigma-Delta Capacitance-to-Digital Converter for Sub-pF Capacitive Sensors with Integrated Dielectric Loss Measurement
Low-Noise Sigma-Delta Capacitance-to-Digital Converter for Sub-pF Capacitive Sensors with Integrated Dielectric Loss Measurement Markus Bingesser austriamicrosystems AG Rietstrasse 4, 864 Rapperswil, Switzerland
More informationOperational Amplifier (Op-Amp) Operational Amplifiers. OP-Amp: Components. Internal Design of LM741
(Op-Amp) s Prof. Dr. M. Zahurul Haq zahurul@me.buet.ac.bd http://teacher.buet.ac.bd/zahurul/ Department of Mechanical Engineering Bangladesh University of Engineering & Technology ME 475: Mechatronics
More informationAnalog Digital Sampling & Discrete Time Discrete Values & Noise Digital-to-Analog Conversion Analog-to-Digital Conversion
Analog Digital Sampling & Discrete Time Discrete Values & Noise Digital-to-Analog Conversion Analog-to-Digital Conversion 6.082 Fall 2006 Analog Digital, Slide Plan: Mixed Signal Architecture volts bits
More informationEE100Su08 Lecture #9 (July 16 th 2008)
EE100Su08 Lecture #9 (July 16 th 2008) Outline HW #1s and Midterm #1 returned today Midterm #1 notes HW #1 and Midterm #1 regrade deadline: Wednesday, July 23 rd 2008, 5:00 pm PST. Procedure: HW #1: Bart
More informationNyquist-Rate A/D Converters
IsLab Analog Integrated ircuit Design AD-51 Nyquist-ate A/D onverters כ Kyungpook National University IsLab Analog Integrated ircuit Design AD-1 Nyquist-ate MOS A/D onverters Nyquist-rate : oversampling
More informationOPERATIONAL AMPLIFIER APPLICATIONS
OPERATIONAL AMPLIFIER APPLICATIONS 2.1 The Ideal Op Amp (Chapter 2.1) Amplifier Applications 2.2 The Inverting Configuration (Chapter 2.2) 2.3 The Non-inverting Configuration (Chapter 2.3) 2.4 Difference
More informationSwitched-Capacitor Circuits David Johns and Ken Martin University of Toronto
Switched-Capacitor Circuits David Johns and Ken Martin University of Toronto (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) University of Toronto 1 of 60 Basic Building Blocks Opamps Ideal opamps usually
More informationSystem on a Chip. Prof. Dr. Michael Kraft
System on a Chip Prof. Dr. Michael Kraft Lecture 3: Sample and Hold Circuits Switched Capacitor Circuits Circuits and Systems Sampling Signal Processing Sample and Hold Analogue Circuits Switched Capacitor
More informationAN019. A Better Approach of Dealing with Ripple Noise of LDO. Introduction. The influence of inductor effect over LDO
Better pproach of Dealing with ipple Noise of Introduction It has been a trend that cellular phones, audio systems, cordless phones and portable appliances have a requirement for low noise power supplies.
More informationSimulation, and Overload and Stability Analysis of Continuous Time Sigma Delta Modulator
UNLV Theses, Dissertations, Professional Papers, and Capstones 1-1-014 Simulation, and Overload and Stability Analysis of Continuous Time Sigma Delta Modulator Kyung Kang University of Nevada, Las Vegas,
More informationEE 505. Lecture 27. ADC Design Pipeline
EE 505 Lecture 7 AD Design Pipeline Review Sampling Noise V n5 R S5 dv REF V n4 R S4 V ns V ns β= + If the ON impedance of the switches is small and it is assumed that = =, it can be shown that Vˆ IN-RMS
More informationLecture 4: Feedback and Op-Amps
Lecture 4: Feedback and Op-Amps Last time, we discussed using transistors in small-signal amplifiers If we want a large signal, we d need to chain several of these small amplifiers together There s a problem,
More informationEE 230 Lecture 40. Data Converters. Amplitude Quantization. Quantization Noise
EE 230 Lecture 40 Data Converters Amplitude Quantization Quantization Noise Review from Last Time: Time Quantization Typical ADC Environment Review from Last Time: Time Quantization Analog Signal Reconstruction
More informationCMOS Comparators. Kyungpook National University. Integrated Systems Lab, Kyungpook National University. Comparators
IsLab Analog Integrated ircuit Design OMP-21 MOS omparators כ Kyungpook National University IsLab Analog Integrated ircuit Design OMP-1 omparators A comparator is used to detect whether a signal is greater
More informationElectronic Circuits Summary
Electronic Circuits Summary Andreas Biri, D-ITET 6.06.4 Constants (@300K) ε 0 = 8.854 0 F m m 0 = 9. 0 3 kg k =.38 0 3 J K = 8.67 0 5 ev/k kt q = 0.059 V, q kt = 38.6, kt = 5.9 mev V Small Signal Equivalent
More informationSlide Set Data Converters. Digital Enhancement Techniques
0 Slide Set Data Converters Digital Enhancement Techniques Introduction Summary Error Measurement Trimming of Elements Foreground Calibration Background Calibration Dynamic Matching Decimation and Interpolation
More informationPHYS225 Lecture 9. Electronic Circuits
PHYS225 Lecture 9 Electronic Circuits Last lecture Field Effect Transistors Voltage controlled resistor Various FET circuits Switch Source follower Current source Similar to BJT Draws no input current
More informationDigital Microelectronic Circuits ( )
Digital Microelectronic ircuits (361-1-3021 ) Presented by: Dr. Alex Fish Lecture 5: Parasitic apacitance and Driving a Load 1 Motivation Thus far, we have learned how to model our essential building block,
More informationDesigning Information Devices and Systems I Fall 2018 Lecture Notes Note Introduction: Op-amps in Negative Feedback
EECS 16A Designing Information Devices and Systems I Fall 2018 Lecture Notes Note 18 18.1 Introduction: Op-amps in Negative Feedback In the last note, we saw that can use an op-amp as a comparator. However,
More informationStart with the transfer function for a second-order high-pass. s 2. ω o. Q P s + ω2 o. = G o V i
aaac3xicbzfna9taeizxatkk7kec9tilqck4jbg5fjpca4ew0kmpdsrxwhlvxokl7titrirg69lr67s/robll64wmkna5jenndmvjstzyib9pfjntva/vzu6dzsnhj5/sdfefxhmvawzjpotsxeiliemxiucjpogkkybit3x5atow5w8xfugs5qmksecubqo7krlsfhkzsagxr4jne8wehaaxjqy4qq2svvl5el5qai2v9hy5tnxwb0om8igbiqfhhqhkoulcfs2zczhp26lwm7ph/hehffsbu90syo3hcmwvyxpawjtfbjpkm/wlbnximooweuygmsivnygqlpcmywvfppvrewjl3yqxti9gr6e2kgqbgrnlizqyuf2btqd/vgmo8cms4dllesrrdopz4ahyqjf7c66bovhzqznm9l89tqb2smixsxzk3tsdtnat4iaxnkk5bfcbn6iphqywpvxwtypgvnhtsvux234v77/ncudz9leyj84wplgvm7hrmk4ofi7ynw8edpwl7zt62o9klz8kl0idd8pqckq9krmaekz/kt7plbluf3a/un/d7ko6bc0zshbujz6huqq
More informationAn Anti-Aliasing Multi-Rate Σ Modulator
An Anti-Aliasing Multi-Rate Σ Modulator Anthony Chan Carusone Depart. of Elec. and Comp. Eng. University of Toronto, Canada Franco Maloberti Department of Electronics University of Pavia, Italy May 6,
More information0 t < 0 1 t 1. u(t) =
A. M. Niknejad University of California, Berkeley EE 100 / 42 Lecture 13 p. 22/33 Step Response A unit step function is described by u(t) = ( 0 t < 0 1 t 1 While the waveform has an artificial jump (difficult
More informationData Converter Fundamentals
Data Converter Fundamentals David Johns and Ken Martin (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) slide 1 of 33 Introduction Two main types of converters Nyquist-Rate Converters Generate output
More informationLecture 10, ATIK. Data converters 3
Lecture, ATIK Data converters 3 What did we do last time? A quick glance at sigma-delta modulators Understanding how the noise is shaped to higher frequencies DACs A case study of the current-steering
More informationYour Comments. THIS IS SOOOO HARD. I get the concept and mathematical expression. But I do not get links among everything.
Your omments THIS IS SOOOO HAD. I get the concept and mathematical expression. But I do not get links among everything. ery confusing prelecture especially what happens when switches are closed/opened
More informationSWITCHED CAPACITOR AMPLIFIERS
SWITCHED CAPACITOR AMPLIFIERS AO 0V 4. AO 0V 4.2 i Q AO 0V 4.3 Q AO 0V 4.4 Q i AO 0V 4.5 AO 0V 4.6 i Q AO 0V 4.7 Q AO 0V 4.8 i Q AO 0V 4.9 Simple amplifier First approach: A 0 = infinite. C : V C = V s
More informationTop-Down Design of a xdsl 14-bit 4MS/s Σ Modulator in Digital CMOS Technology
Top-Down Design of a xdsl -bit 4MS/s Σ Modulator in Digital CMOS Technology R. del Río, J.M. de la Rosa, F. Medeiro, B. Pérez-Verdú, and A. Rodríguez-Vázquez Instituto de Microelectrónica de Sevilla CNM-CSIC
More informationGuest Lectures for Dr. MacFarlane s EE3350
Guest Lectures for Dr. MacFarlane s EE3350 Michael Plante Sat., -08-008 Write name in corner.. Problem Statement Amplifier Z S Z O V S Z I Z L Transducer, Antenna, etc. Coarse Tuning (optional) Amplifier
More informationHomework Assignment 11
Homework Assignment Question State and then explain in 2 3 sentences, the advantage of switched capacitor filters compared to continuous-time active filters. (3 points) Continuous time filters use resistors
More informationEE 521: Instrumentation and Measurements
Aly El-Osery Electrical Engineering Department, New Mexico Tech Socorro, New Mexico, USA September 23, 2009 1 / 18 1 Sampling 2 Quantization 3 Digital-to-Analog Converter 4 Analog-to-Digital Converter
More informationOperational amplifiers (Op amps)
Operational amplifiers (Op amps) Recall the basic two-port model for an amplifier. It has three components: input resistance, Ri, output resistance, Ro, and the voltage gain, A. v R o R i v d Av d v Also
More informationLinear Circuit Experiment (MAE171a) Prof: Raymond de Callafon
Linear Circuit Experiment (MAE171a) Prof: Raymond de Callafon email: callafon@ucsd.edu TA: Younghee Han tel. (858) 8221763/8223457, email: y3han@ucsd.edu class information and lab handouts will be available
More informationChapter 10 Feedback. PART C: Stability and Compensation
1 Chapter 10 Feedback PART C: Stability and Compensation Example: Non-inverting Amplifier We are analyzing the two circuits (nmos diff pair or pmos diff pair) to realize this symbol: either of the circuits
More information55:041 Electronic Circuits The University of Iowa Fall Final Exam
Final Exam Name: Score Max: 135 Question 1 (1 point unless otherwise noted) a. What is the maximum theoretical efficiency for a class-b amplifier? Answer: 78% b. The abbreviation/term ESR is often encountered
More informationOperational amplifiers (Op amps)
Operational amplifiers (Op amps) v R o R i v i Av i v View it as an ideal amp. Take the properties to the extreme: R i, R o 0, A.?!?!?!?! v v i Av i v A Consequences: No voltage dividers at input or output.
More informationChapter 3: Capacitors, Inductors, and Complex Impedance
hapter 3: apacitors, Inductors, and omplex Impedance In this chapter we introduce the concept of complex resistance, or impedance, by studying two reactive circuit elements, the capacitor and the inductor.
More informationSwitched Capacitor Circuits II. Dr. Paul Hasler Georgia Institute of Technology
Switched Capacitor Circuits II Dr. Paul Hasler Georgia Institute of Technology Basic Switch-Cap Integrator = [n-1] - ( / ) H(jω) = - ( / ) 1 1 - e -jωt ~ - ( / ) / jωt (z) - z -1 1 (z) = H(z) = - ( / )
More informationVI. Transistor amplifiers: Biasing and Small Signal Model
VI. Transistor amplifiers: iasing and Small Signal Model 6.1 Introduction Transistor amplifiers utilizing JT or FET are similar in design and analysis. Accordingly we will discuss JT amplifiers thoroughly.
More informationEE 435. Lecture 3 Spring Design Space Exploration --with applications to single-stage amplifier design
EE 435 Lecture 3 Spring 2016 Design Space Exploration --with applications to single-stage amplifier design 1 Review from last lecture: Single-ended Op Amp Inverting Amplifier V IN R 1 V 1 R 2 A V V OUT
More informationLecture 21: Packaging, Power, & Clock
Lecture 21: Packaging, Power, & Clock Outline Packaging Power Distribution Clock Distribution 2 Packages Package functions Electrical connection of signals and power from chip to board Little delay or
More informationNyquist-Rate D/A Converters. D/A Converter Basics.
Nyquist-Rate D/A Converters David Johns and Ken Martin (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) slide 1 of 20 D/A Converter Basics. B in D/A is a digital signal (or word), B in b i B in = 2 1
More informationSection 4. Nonlinear Circuits
Section 4 Nonlinear Circuits 1 ) Voltage Comparators V P < V N : V o = V ol V P > V N : V o = V oh One bit A/D converter, Practical gain : 10 3 10 6 V OH and V OL should be far apart enough Response Time:
More informationCMOS Inverter. Performance Scaling
Announcements Exam #2 regrade requests due today. Homework #8 due today. Final Exam: Th June 12, 8:30 10:20am, CMU 120 (extension to 11:20am requested). Grades available for viewing via Catalyst. CMOS
More informationSample-and-Holds David Johns and Ken Martin University of Toronto
Sample-and-Holds David Johns and Ken Martin (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) slide 1 of 18 Sample-and-Hold Circuits Also called track-and-hold circuits Often needed in A/D converters
More informationEE247 Analog-Digital Interface Integrated Circuits
EE247 Analog-Digital Interface Integrated Circuits Fall 200 Name: Zhaoyi Kang SID: 22074 ******************************************************************************* EE247 Analog-Digital Interface Integrated
More informationSophomore Physics Laboratory (PH005/105)
CALIFORNIA INSTITUTE OF TECHNOLOGY PHYSICS MATHEMATICS AND ASTRONOMY DIVISION Sophomore Physics Laboratory (PH5/15) Analog Electronics Active Filters Copyright c Virgínio de Oliveira Sannibale, 23 (Revision
More informationCourse Updates. Reminders: 1) Assignment #10 due Today. 2) Quiz # 5 Friday (Chap 29, 30) 3) Start AC Circuits
ourse Updates http://www.phys.hawaii.edu/~varner/phys272-spr10/physics272.html eminders: 1) Assignment #10 due Today 2) Quiz # 5 Friday (hap 29, 30) 3) Start A ircuits Alternating urrents (hap 31) In this
More informationCDS 101/110a: Lecture 8-1 Frequency Domain Design
CDS 11/11a: Lecture 8-1 Frequency Domain Design Richard M. Murray 17 November 28 Goals: Describe canonical control design problem and standard performance measures Show how to use loop shaping to achieve
More informationEMC Considerations for DC Power Design
EMC Considerations for DC Power Design Tzong-Lin Wu, Ph.D. Department of Electrical Engineering National Sun Yat-sen University Power Bus Noise below 5MHz 1 Power Bus Noise below 5MHz (Solution) Add Bulk
More informationElectronic Circuits. Prof. Dr. Qiuting Huang Integrated Systems Laboratory
Electronic Circuits Prof. Dr. Qiuting Huang 6. Transimpedance Amplifiers, Voltage Regulators, Logarithmic Amplifiers, Anti-Logarithmic Amplifiers Transimpedance Amplifiers Sensing an input current ii in
More informationAdvanced Current Mirrors and Opamps
Advanced Current Mirrors and Opamps David Johns and Ken Martin (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) slide 1 of 26 Wide-Swing Current Mirrors I bias I V I in out out = I in V W L bias ------------
More informationHomework Assignment 08
Homework Assignment 08 Question 1 (Short Takes) Two points each unless otherwise indicated. 1. Give one phrase/sentence that describes the primary advantage of an active load. Answer: Large effective resistance
More informationAn Ultra Low Resistance Continuity Checker
An Ultra Low Resistance Continuity Checker By R. G. Sparber Copyleft protects this document. 1 Some understanding of electronics is assumed. Although the title claims this is a continuity checker, its
More informationE40M Review - Part 1
E40M Review Part 1 Topics in Part 1 (Today): KCL, KVL, Power Devices: V and I sources, R Nodal Analysis. Superposition Devices: Diodes, C, L Time Domain Diode, C, L Circuits Topics in Part 2 (Wed): MOSFETs,
More informationCITY UNIVERSITY LONDON. MSc in Information Engineering DIGITAL SIGNAL PROCESSING EPM746
No: CITY UNIVERSITY LONDON MSc in Information Engineering DIGITAL SIGNAL PROCESSING EPM746 Date: 19 May 2004 Time: 09:00-11:00 Attempt Three out of FIVE questions, at least One question from PART B PART
More informationEE 508 Lecture 29. Integrator Design. Metrics for comparing integrators Current-Mode Integrators
EE 508 Lecture 29 Integrator Design Metrics for comparing integrators urrent-mode Integrators eview from last time nti-aliasing filter often required to limit frequency content at input to S filters ontinuous-time
More informationSwitched Capacitor Circuits I. Prof. Paul Hasler Georgia Institute of Technology
Switched Capacitor Circuits I Prof. Paul Hasler Georgia Institute of Technology Switched Capacitor Circuits Making a resistor using a capacitor and switches; therefore resistance is set by a digital clock
More informationKH600. 1GHz, Differential Input/Output Amplifier. Features. Description. Applications. Typical Application
KH 1GHz, Differential Input/Output Amplifier www.cadeka.com Features DC - 1GHz bandwidth Fixed 1dB (V/V) gain 1Ω (differential) inputs and outputs -7/-dBc nd/3rd HD at MHz ma output current 9V pp into
More informationFrequency Dependent Aspects of Op-amps
Frequency Dependent Aspects of Op-amps Frequency dependent feedback circuits The arguments that lead to expressions describing the circuit gain of inverting and non-inverting amplifier circuits with resistive
More informationAdvanced Analog Integrated Circuits. Operational Transconductance Amplifier I & Step Response
Advanced Analog Integrated Circuits Operational Transconductance Amplifier I & Step Response Bernhard E. Boser University of California, Berkeley boser@eecs.berkeley.edu Copyright 2016 by Bernhard Boser
More informationTransistor amplifiers: Biasing and Small Signal Model
Transistor amplifiers: iasing and Small Signal Model Transistor amplifiers utilizing JT or FT are similar in design and analysis. Accordingly we will discuss JT amplifiers thoroughly. Then, similar FT
More informationLecture 340 Characterization of DACs and Current Scaling DACs (5/1/10) Page 340-1
Lecture 34 Characterization of DACs and Current Scaling DACs (5//) Page 34 LECTURE 34 CHARACTERZATON OF DACS AND CURRENT SCALNG DACS LECTURE ORGANZATON Outline ntroduction Static characterization of DACs
More informationTime Varying Circuit Analysis
MAS.836 Sensor Systems for Interactive Environments th Distributed: Tuesday February 16, 2010 Due: Tuesday February 23, 2010 Problem Set # 2 Time Varying Circuit Analysis The purpose of this problem set
More informationSistemas de Aquisição de Dados. Mestrado Integrado em Eng. Física Tecnológica 2015/16 Aula 6-26 de Outubro
Sistemas de Aquisição de Dados Mestrado Integrado em Eng. Física Tecnológica 2015/16 Aula 6-26 de Outubro Flash Decoder Thermometer code Wired NOR based decoder 2 Successive Approximation ADC (SAR) CONVERT
More informationWhereas the diode was a 1-junction device, the transistor contains two junctions. This leads to two possibilities:
Part Recall: two types of charge carriers in semiconductors: electrons & holes two types of doped semiconductors: n-type (favor e-), p-type (favor holes) for conduction Whereas the diode was a -junction
More informationDigital Signal 2 N Most Significant Bit (MSB) Least. Bit (LSB)
1 Digital Signal Binary or two stages: 0 (Low voltage 0-3 V) 1 (High voltage 4-5 V) Binary digit is called bit. Group of bits is called word. 8-bit group is called byte. For N-bit base-2 number = 2 N levels
More informationHomework 3 Solution. Due Friday (5pm), Feb. 14, 2013
University of California, Berkeley Spring 2013 EE 42/100 Prof. K. Pister Homework 3 Solution Due Friday (5pm), Feb. 14, 2013 Please turn the homework in to the drop box located next to 125 Cory Hall (labeled
More informationPhysics 212. Lecture 11. RC Circuits. Change in schedule Exam 2 will be on Thursday, July 12 from 8 9:30 AM. Physics 212 Lecture 11, Slide 1
Physics 212 Lecture 11 ircuits hange in schedule Exam 2 will be on Thursday, July 12 from 8 9:30 AM. Physics 212 Lecture 11, Slide 1 ircuit harging apacitor uncharged, switch is moved to position a Kirchoff
More informationSchedule. ECEN 301 Discussion #20 Exam 2 Review 1. Lab Due date. Title Chapters HW Due date. Date Day Class No. 10 Nov Mon 20 Exam Review.
Schedule Date Day lass No. 0 Nov Mon 0 Exam Review Nov Tue Title hapters HW Due date Nov Wed Boolean Algebra 3. 3.3 ab Due date AB 7 Exam EXAM 3 Nov Thu 4 Nov Fri Recitation 5 Nov Sat 6 Nov Sun 7 Nov Mon
More informationLecture 6, ATIK. Switched-capacitor circuits 2 S/H, Some nonideal effects Continuous-time filters
Lecture 6, ATIK Switched-capacitor circuits 2 S/H, Some nonideal effects Continuous-time filters What did we do last time? Switched capacitor circuits The basics Charge-redistribution analysis Nonidealties
More informationD is the voltage difference = (V + - V - ).
1 Operational amplifier is one of the most common electronic building blocks used by engineers. It has two input terminals: V + and V -, and one output terminal Y. It provides a gain A, which is usually
More informationBasic Electronics. Introductory Lecture Course for. Technology and Instrumentation in Particle Physics Chicago, Illinois June 9-14, 2011
Basic Electronics Introductory Lecture Course for Technology and Instrumentation in Particle Physics 2011 Chicago, Illinois June 9-14, 2011 Presented By Gary Drake Argonne National Laboratory Session 2
More informationDESIGN MICROELECTRONICS ELCT 703 (W17) LECTURE 3: OP-AMP CMOS CIRCUIT. Dr. Eman Azab Assistant Professor Office: C
MICROELECTRONICS ELCT 703 (W17) LECTURE 3: OP-AMP CMOS CIRCUIT DESIGN Dr. Eman Azab Assistant Professor Office: C3.315 E-mail: eman.azab@guc.edu.eg 1 TWO STAGE CMOS OP-AMP It consists of two stages: First
More informationAn example of answers for the final report of Electronics"
An example of answers for the final report of Electronics" Shingo Katsumoto February 7, 07 Here is an example of answers. There are many other possibilities. DA conversion circuits. Resistance-ladder type
More informationLecture 7: Transistors and Amplifiers
Lecture 7: Transistors and Amplifiers Hybrid Transistor Model for small AC : The previous model for a transistor used one parameter (β, the current gain) to describe the transistor. doesn't explain many
More informationLecture 7, ATIK. Continuous-time filters 2 Discrete-time filters
Lecture 7, ATIK Continuous-time filters 2 Discrete-time filters What did we do last time? Switched capacitor circuits with nonideal effects in mind What should we look out for? What is the impact on system
More informationToday (10/23/01) Today. Reading Assignment: 6.3. Gain/phase margin lead/lag compensator Ref. 6.4, 6.7, 6.10
Today Today (10/23/01) Gain/phase margin lead/lag compensator Ref. 6.4, 6.7, 6.10 Reading Assignment: 6.3 Last Time In the last lecture, we discussed control design through shaping of the loop gain GK:
More informationCircuits. 1. The Schematic
+ ircuits 1. The Schematic 2. Power in circuits 3. The Battery 1. eal Battery vs. Ideal Battery 4. Basic ircuit nalysis 1. oltage Drop 2. Kirchoff s Junction Law 3. Series & Parallel 5. Measurement Tools
More informationEE 435. Lecture 2: Basic Op Amp Design. - Single Stage Low Gain Op Amps
EE 435 ecture 2: Basic Op mp Design - Single Stage ow Gain Op mps 1 Review from last lecture: How does an amplifier differ from an operational amplifier?? Op mp mplifier mplifier used in open-loop applications
More informationLecture 4, Noise. Noise and distortion
Lecture 4, Noise Noise and distortion What did we do last time? Operational amplifiers Circuit-level aspects Simulation aspects Some terminology Some practical concerns Limited current Limited bandwidth
More informationMidterm 1 Announcements
Midterm Announcements eiew session: 5-8pm TONIGHT 77 Cory Midterm : :30-pm on Tuesday, July Dwelle 45. Material coered HW-3 Attend only your second lab slot this wee EE40 Summer 005: Lecture 9 Instructor:
More informationKeysight Technologies Heidi Barnes
Keysight Technologies 2018.03.29 Heidi Barnes 1 S I G N A L I N T E G R I T Y A N D P O W E R I N T E G R I T Y Hewlett-Packard Agilent Technologies Keysight Technologies Bill and Dave s Company and the
More informationEE 435. Lecture 2: Basic Op Amp Design. - Single Stage Low Gain Op Amps
EE 435 ecture 2: Basic Op Amp Design - Single Stage ow Gain Op Amps 1 Review from last lecture: How does an amplifier differ from an operational amplifier?? Op Amp Amplifier Amplifier used in open-loop
More informationECE Branch GATE Paper The order of the differential equation + + = is (A) 1 (B) 2
Question 1 Question 20 carry one mark each. 1. The order of the differential equation + + = is (A) 1 (B) 2 (C) 3 (D) 4 2. The Fourier series of a real periodic function has only P. Cosine terms if it is
More informationStability and Frequency Compensation
類比電路設計 (3349) - 2004 Stability and Frequency ompensation hing-yuan Yang National hung-hsing University Department of Electrical Engineering Overview Reading B Razavi hapter 0 Introduction In this lecture,
More informationPhysics 405/505 Digital Electronics Techniques. University of Arizona Spring 2006 Prof. Erich W. Varnes
Physics 405/505 Digital Electronics Techniques University of Arizona Spring 2006 Prof. Erich W. Varnes Administrative Matters Contacting me I will hold office hours on Tuesday from 1-3 pm Room 420K in
More informationLecture 7 Circuit Delay, Area and Power
Lecture 7 Circuit Delay, Area and Power lecture notes from S. Mitra Intro VLSI System course (EE271) Introduction to VLSI Systems 1 Circuits and Delay Introduction to VLSI Systems 2 Power, Delay and Area:
More information