Higher-Order Modulators: MOD2 and MODN
|
|
- Brittney Thompson
- 5 years ago
- Views:
Transcription
1 ECE37 Advanced Analog Circuits Lecture 2 Higher-Order Modulators: MOD2 and MODN Richard Schreier richard.schreier@analog.com Trevor Caldwell trevor.caldwell@utoronto.ca Course Goals Deepen understanding of CMOS analog circuit design through a top-down study of a modern analog system a delta-sigma ADC Develop circuit insight through brief peeks at some nifty little circuits The circuit world is filled with many little gems that every competent designer ought to know. ECE37 2-2
2 Date Lecture Ref Homework RS Introduction: MOD ST 2, A : MOD in Matlab RS 2 MOD2 & MODN ST 3, 4, B 2: MOD2 in Matlab RS 3 Example Design: Part ST 9., CCJM 4 3: Sw.-level MOD TC 4 SC Circuits R 2, CCJM 4 4: SC Integrator TC 5 Amplifier Design TC 6 Amplifier Design 5: SC Int w/ Amp Reading Week + ISSCC No Lecture RS 7 Example Design: Part 2 CCJM 8 Start Project RS 8 Comparator & Flash ADC CCJM TC 9 Noise in SC Circuits ST C TC Matching & MM-Shaping ST , RS Advanced Σ ST 6.6, TC 2 Pipeline and SAR ADCs CCJM 5, No Lecture Project Presentation ECE NLCOTD: Dynamic Flip-Flop Standard CMOS version D CK Q Q Can the circuit be simplified? Is a complementarty clock necessary? ECE37 2-4
3 Highlights (i.e. What you will learn today) Second-order modulator (MOD2) 2 Arbitrary-order modulator (MODN) design with the Σ Toolbox ECE desired signal f B shaped noise f B f B Review: A Σ ADC System f s 2 f s 2 Nyquist-rate PCM Data U Σ Modulator V Digital Decimator W U Loop Filter DAC V (z )= STF (z )U( z )+ NTF (z )E (z ) STF (z ): signal transfer function NTF (z ): noise transfer function E (z ): quantization error ECE Y E V
4 U Review: MOD Q E Vz ( ) = NTF( z)ez ( ) + STF( z)uz ( ) NTF( z) = ( z ) z - STF( z) = z - NTF poles & zeros: 4 3 NTF e j 2πf ( ) 2 2 ω 2 IQNP = Normalized Frequency (f ) π 2 σ e ( OSR) 3 3 ECE Review Summary Σ works by spectrally separating the quantization noise from the signal Requires oversampling. OSR f s ( 2f B ). Noise-shaping is achieved by the use of filtering and feedback A binary DAC is inherently linear, and thus a binary Σ modulator is too MOD has NTF (z) = z Arbitrary accuracy for DC inputs. 9 db/octave SQNR-OSR trade-off. MOD-CT has inherent anti-aliasing ECE37 2-8
5 MOD2: 2 nd -Order Σ Modulator [Ch. 3 of Schreier & Temes] Replace the quantizer in MOD with another copy of MOD in a recursive fashion: U E Q E V z - z - z - z - V(z) = U(z) + ( z )E (z), E (z) = ( z )E(z) V(z) = U(z) + ( z ) 2 E(z) ECE U Simplified Block Diagrams z z z Q E V NTF( z) = ( z ) 2 STF( z) = z E U z z Q V - -2 NTF z ( ) = ( z ) 2 STF( z) = z 2 ECE37 2-
6 NTF Comparison NTF ( e j2πf ) (db) MOD MOD2 MOD2 has twice as much attenuation as MOD at all frequencies 3 2 Normalized Frequency ECE37 2- In-band Quant. Noise Power For MOD2, As before, IQNP = H( e jω ) 2 S ee ( ω)dω and S ee ( ω) = σ 2 e π So now IQNP He ( jω ) 2 ω 4 = ω B π 4 σ e ( OSR) 5 5 With binary quantization to ±, = 2 and thus σ2 e = 2 2 = 3. An octave increase in OSR increases MOD2 s SQNR by 5 db (2.5 bits) ECE37 2-2
7 Simulation Example Input at 75% of FullScale Sample number ECE dbfs/nbw Simulated MOD2 PSD Input at 5% of FullScale SQNR = 86 OSR = 28 Simulated spectrum (smoothed) 4 db/decade Theoretical PSD (k = ) NBW = Normalized Frequency ECE37 2-4
8 2 SQNR vs. Input Amplitude MOD & OSR = 256 SQNR (db) Predicted SQNR MOD2 Simulated SQNR MOD Input Amplitude (dbfs) ECE SQNR vs. OSR SQNR (db) MOD2 (Theoretical curve assumes -3 dbfs input) MOD (Theoretical curve assumes dbfs input) 2 Predictions for MOD2 are optimistic. Behavior of MOD is erratic ECE37 2-6
9 Audio Demo: MOD vs. MOD2 [dsdemo4] Sine Wave Slow Ramp Speech MOD MOD2 ECE MOD + MOD2 Summary Σ ADCs rely on filtering and feedback to achieve high SNR despite coarse quantization They also rely on digital signal processing. Σ ADCs need to be followed by a digital decimation filter and Σ DACs need to be preceded by a digital interpolation filter. Oversampling eases analog filtering requirements Anti-alias filter in an ADC; image filter in a DAC. Binary quantization yields inherent linearity MOD2 is better than MOD 5 db/octave vs. 9 db/octave SQNR-OSR trade-off. Quantization noise more white. Higher-order modulators are even better. ECE37 2-8
10 MODN [Ch. 4 of Schreier & Temes] N integrators U z z (N ) non-delaying, delaying z z z Q V STF( z) = z NTF( z) = ( z ) N MODN s NTF is the N th power of MOD s NTF ECE NTF Comparison 2 NTF ( e j2πf ) (db) MOD MOD2 MOD3 MOD4 MOD Normalized Frequency (f ) ECE37 2-2
11 Predicted Performance In-band quantization noise power IQNP = =.5 OSR.5 OSR NTF( e j 2πf ) 2 S ee () f ( 2πf ) 2N 2σ2 e df π 2N σ2 ( 2N + ) ( OSR) 2N + e Quantization noise drops as the (2N+) th power of OSR (6N+3) db/octave SQNR-OSR trade-off ECE df Improving NTF Performance NTF Zero Optimization Minimize the integral of NTF 2 over the passband Normalize passband edge to for ease of calculation: Hf a a Need to find the a i which minimize () 2 the integral f s /f B x 2 a 2 ( ) 2 dx, n = 2 x 2 x 2 a 2 ( ) 2 dx, n = 3 ( x 2 a 2 ) 2 x 2 a 2 ( 2 ) 2 dx, n = 4 ECE
12 Order Solutions Up to Order = 8 Optimal Zero Placement Relative to f B SQNR Improvement db 2 ± db 3, ± db 4 ± 3 7 ± ( 3 7) db 5, ± 5 9 ± ( 5 9) 5 2 [Y. Yang] 8 db 6 ±.23862, ±.662, ± db 7, ±.4585, ±.7453, ± db 8 ±.8343, ±.52553, ±.79667, ± db ECE Topological Implication Feedback around pairs integrators: 2 Delaying Integrators z -g z Poles are the roots of + g = z i.e. z = ± j g Not quite on the unit circle, but fairly close if g<<. Non-delaying + Delaying Integrators (LDI Loop) z z -g z Poles are the roots of gz ( z ) 2 = i.e. z = e ± jθ, cosθ = g 2 Precisely on the unit circle, regardless of the value of g. ECE
13 Problem: A High-Order Modulator Wants a Multi-bit Quantizer E.g. MOD3 with an Infinite Quantizer and Zero Input v Sample Number Quantizer input gets large, even if the input is small. 6 quantizer levels are used by a small input. ECE v Simulation of MOD3-b (MOD3 with a Binary Quantizer) Long strings of +/ y Sample Number HUGE! MOD3-b is unstable, even with zero input! ECE
14 Solutions to the Stability Problem Historical Order Multi-bit quantization Initially considered undesirable because we lose the inherent linearity of a -bit DAC. 2 More general NTF (not pure differentiation) Lower the NTF gain so that quantization error is amplified less. Unfortunately, reducing the NTF gain reduces the amount by which quantization noise is attenuated. 3 Multi-stage (MASH) architecture Combinations of the above are possible ECE Multi-bit Quantization A modulator with NTF = H and STF = is guaranteed to be stable if u < u max at all times, where u max = nlev + h and h = hi () i = In MODN Hz ( ) = ( z ) N, so hn ( ) = {, a, a 2, a 3, ( ) N a N, }, a i > and thus h = H( ) = 2 N nlev = 2 N implies u max = nlev + h = MODN is guaranteed to be stable with an N-bit quantizer if the input magnitude is less than /2=. This result is quite conservative. Similarly, nlev = 2 N + guarantees that MODN is stable for inputs up to 5% of full-scale ECE
15 M-Step Symmetric Quantizer = 2, (nlev = M + ) M odd: mid-rise M even: mid-tread e = v y M v e = v y y M M + M M + M 2 v y M v: odd integers from M to +M M v: even integers from M to +M No-overload range: y nlev e 2 = ECE Inductive Proof of Criterion h Assume STF = and ( n) ( un ( ) u max ) Assume ei () for i < n.[induction Hypothesis] i = i = i = yn ( ) = un ( ) + hi ()en ( i) u max u max + hi () en ( i) + hi () = u max + h Then u max = nlev + h yn ( ) nlev en ( ) So by induction ei () for all i > ECE37 2-3
16 More General NTF Instead of NTF( z) = Az ( ) Bz ( ) with Bz ( ) = z n, use a more general Bz ( ) Roots of B are the poles of the NTF and must be inside the unit circle. Moving the poles away from z = toward z = makes the gain of the NTF approach unity. ECE The Lee Criterion for Stability in a -bit Modulator: H 2 [Wai Lee, 987] The measure of the gain of H is the maximum magnitude of H over frequency, aka the infinitynorm of H: H max ( He ( jω )) ω [ 2π, ] Q: Is the Lee criterion necessary for stability? No. MOD2 is stable (for DC inputs less than FS) but H = 4. Q: Is the Lee criterion sufficient to ensure stability? No. There are lots of counter-examples, but H.5 often works. ECE
17 Simulated SQNR vs. H 5 th -order NTFs; -b Quant.; OSR = 32 SQNR (db) 9 7 SQNR has a broad maximum cliff! H umax (dbfs) Stable input limit drops as increases. H H ECE SQNR Limits -bit Modulation Peak SQNR (db) N = 8 N 7 N = 6 N = 5 N = 4 N = 3 N = 2 N = OSR ECE
18 SQNR Limits for 2-bit Modulators 4 N = 8 N = 7 N = 6 N = 5 N = 4 N = 3 N = 2 Peak SQNR (db) N = OSR ECE SQNR Limits for 3-bit Modulators 4 N = 8 N = 7 N = 6 N = 5 N = 4 N = 3 N = 2 Peak SQNR (db) N = OSR ECE
19 Generic Single-Loop Σ ADC Linear Loop Filter + Nonlinear Quantizer: E U L Y V L Y = L U + L V V = Y + E V = STF U + NTF E, where NTF = & STF = L L NTF Inverse Relations: L = /NTF, L = STF / NTF ECE Σ Toolbox Search for Delta Sigma Toolbox Specify OSR, lowpass/bandpass, no. of Q. levels. NTF (and STF) available. synthesizentf calculatetf Parameters for a specific topology. stuffabcd mapabcd scaleabcd ABCD: statespace description of the modulator. Time-domain simulation and SNR measurements. realize- NTF predictsnr, simulatedsm, simulatesnr Also mapctod simulateesl designhbf Manual is delsig.pdf (App. B of Schreier & Temes) ECE
20 Σ Toolbox Modulator Model Modulator: U [-M, +M ] Quantizer: L L Y M = M = 2 M = 3 3 v 2 v v y y y e 2 e e -3 ECE V [-M, +M ] = 2 Loop filter can be specified by NTF or by ABCD, a state-space representation Mid-tread quantizer; v: even integers [ M,+M ] NTF STF = = L L L Mid-rise quantizer; v: odd integers [ M,+M ] NTF Synthesis synthesizentf Not all NTFs are realizable Causality requires h( ) =, or, in the frequency domain, H( ) =. Recall Hz ( ) = h( )z + h( )z + Not all NTFs yield stable modulators Rule of thumb for single-bit modulators: H <.5 [Lee]. Can optimize NTF zeros to minimize the mean-square value of H in the passband The NTF and STF share poles, and in some modulator topologies the STF zeros are not arbitrary Restrict the NTF such that an all-pole STF is maximally flat. (Almost the same as Butterworth poles.) ECE37 2-4
21 Lowpass Example [dsdemo] 5 th -order NTF, all zeros at DC Pole/Zero diagram: OSR = 32; H = synthesizentf(5); plotpz(h); f = linspace(,.5); z = exp(2i*pi*f); H_z = evaltf(h,z); plot(f,dbv(h_z)); g = rmsgain(h,,.5/osr) ECE Lowpass NTF Out-of-band gain =.5 db 2 4 rms in-band gain = 47 db / Normalized Frequency (f /f s ) ECE
22 Improved 5 th -Order Lowpass NTF Zeros optimized for OSR=32 optimization flag OSR = 32; H = synthesizentf(5,osr,);... Zeros spread across the band-of-interest to minimize the rms value of the NTF. ECE Improved NTF db 2 6 rms gain = 66 db / Normalized Frequency (f /f s ) ECE
23 Bandpass Example OSR = 64; center frequency f = /6; H=synthesizeNTF(6,OSR,,[],f);... [] or NaN means use default value, i.e. Hinf =.5 ECE Bandpass NTF and STF db NTF all-pole STF with same poles as Σ toolbox NTF Normalized Frequency (f /f s ) ECE
24 Summary: NTF Selection If OSR is high, a single-bit modulator may work To improve SQNR, Optimize zeros, H Increase, or Increase order. If SQNR is insufficient, must use a multi-bit design Can turn all the above knobs to enhance performance. Feedback DAC assumed to be ideal ECE NTF-Based Simulation [dsdemo2] order=5; OSR=32; ntf = synthesizentf(order,osr,); N=2^7; fbin=959; A=.5; % 28K points input = A*sin(2*pi*fbin/N*[:N-]); output = simulatedsm(input,ntf); spec = fft(output.*ds_hann(n)/(n/4)); plot(dbv(spec(:n/(2*osr)))); In mex form; 28K points in <. sec dbfs/nbw 5 5 NBW=.5 bins FFT Bin Number (28K-point FFT) ECE
25 Simulation Example Cont d u dbfs/nbw v Time (sample number) 8 NBW =.8x 4 f s (8k-point FFT) 2.5 Normalized Frequency (f /f s ) ECE SNR vs. Amplitude: simulatesnr [snr amp] = simulatesnr(ntf,osr); plot(amp,snr,'b-^'); 8 OSR=32 Peak SNR is 85 db. Max. input is 3 dbfs. SQNR (db) Input Amplitude (dbfs) ECE37 2-5
26 Homework #2 Part A Create a Matlab function that computes MOD2 s output sequence given a vector of input samples and exercise your function in the following ways: Plot the error v u as a function of u using - point rectangular and triangular * averages for v. 2 Produce a spectral plot like that on Slide 4. 3 Compare the in-band quantization noise of your system with a half-scale sine-wave input against the relation given on Slide 2 for OSR in [2 3,2 ]. N *. v tri = tri( n)vn ( ), tri = rect ( N 2)*rect ( N 2) ECE37 n = 2-5 Homework #2 Part B Extract code from dsdemo & dsdemo2 and modify it to: Create a 3 rd -order NTF with zeros optimized for OSR = 32. Plot the poles/zeros and frequency response of your NTF. 2 Simulate a 3-level Σ modulator with this NTF. Plot example input and output waveforms. Plot a spectrum and the predicted noise curve. Plot the SQNR vs. input amplitude curve and note the maximum stable input.. Beware that with an M-step modulator, the full-scale is M and this must be accounted for in normalizing the FFT and in computing the expected noise curve. You ought to check your code using a large value for M, say M = 2. ECE
27 U MOD2 Expanded z z z Q E V un ( ) x ( n + ) x 2 ( n + ) x ( n) z - z - x 2 ( n) vn ( ) Q Difference Equations: v( n) = Qx ( 2 ( n) ) x ( n + ) = x ( n) vn ( ) + un ( ) x 2 ( n + ) = x 2 ( n) vn ( ) + x ( n + ) ECE Example Matlab Code function [v] = simulatemod2(u) x = ; x2 = ; for i = :length(u) v(i) = quantize( x2 ); x = x + u(i) - v(i); x2 = x2 + x - v(i); end return function v = quantize( y ) if y>= v = ; else v = -; end return ECE
28 What You Learned Today And what the homework should solidify Second-order modulator (MOD2) 2 Arbitrary-order modulator (MODN) design with the Σ Toolbox ECE NLCOTD: True Single-Phase Dynamic FF D C Q + Clock not inverted anywhere + Small + Fast ECE
29 TSPFF Operation D C C Y Z Q X C Can drop inverter. (Handy if making a divider.) D C X Y Z Q d ~d d ~d d ECE TSPFF Gotchas Leakage: Won t work if clock is too slow. Possible high current if clock is stopped. Need to add devices that hold the dynamic nodes at a safe value. No positive feedback Vulnerable to metastability. ECE
Higher-Order Σ Modulators and the Σ Toolbox
ECE37 Advanced Analog Circuits Higher-Order Σ Modulators and the Σ Toolbox Richard Schreier richard.schreier@analog.com NLCOTD: Dynamic Flip-Flop Standard CMOS version D CK Q Q Can the circuit be simplified?
More informationSecond and Higher-Order Delta-Sigma Modulators
Second and Higher-Order Delta-Sigma Modulators MEAD March 28 Richard Schreier Richard.Schreier@analog.com ANALOG DEVICES Overview MOD2: The 2 nd -Order Modulator MOD2 from MOD NTF (predicted & actual)
More informationCourse Goals ADVANCED Σ. Highlights (i.e. What you will learn today) Review: SQNR vs. OSR. Review: MOD1 & MOD2
ECE37 Adanced Analog Circuits Lecture 5 ADANCED Σ Richard Schreier richard.schreier@analog.com Treor Caldwell treor.caldwell@utoronto.ca Course Goals Deepen understanding of CMOS analog circuit design
More informationINTRODUCTION TO DELTA-SIGMA ADCS
ECE1371 Advanced Analog Circuits Lecture 1 INTRODUCTION TO DELTA-SIGMA ADCS Richard Schreier richard.schreier@analog.com Trevor Caldwell trevor.caldwell@utoronto.ca Course Goals Deepen understanding of
More informationINTRODUCTION TO DELTA-SIGMA ADCS
ECE37 Advanced Analog Circuits INTRODUCTION TO DELTA-SIGMA ADCS Richard Schreier richard.schreier@analog.com NLCOTD: Level Translator VDD > VDD2, e.g. 3-V logic? -V logic VDD < VDD2, e.g. -V logic? 3-V
More informationEXAMPLE DESIGN PART 1
ECE37 Advanced Analog Circuits Lecture 3 EXAMPLE DESIGN PART Richard Schreier richard.schreier@analog.com Trevor Caldwell trevor.caldwell@utoronto.ca Course Goals Deepen understanding of CMOS analog circuit
More informationEXAMPLE DESIGN PART 1
EE37 Advanced Analog ircuits Lecture 3 EXAMPLE DESIGN PART Richard Schreier richard.schreier@analog.com Trevor aldwell trevor.caldwell@utoronto.ca ourse Goals Deepen understanding of MOS analog circuit
More informationOversampling Converters
Oversampling Converters David Johns and Ken Martin (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) slide 1 of 56 Motivation Popular approach for medium-to-low speed A/D and D/A applications requiring
More informationEXAMPLE DESIGN PART 2
ECE37 Advanced Analog Circuits Lecture 4 EXAMPLE DESIGN PART 2 Richard Schreier richard.schreier@analog.com Trevor Caldwell trevor.caldwell@utoronto.ca Course Goals Deepen understanding of CMOS analog
More informationEXAMPLE DESIGN PART 1
EE37 Advanced Analog ircuits Lecture EXAMPLE DESIGN PART Richard Schreier richard.schreier@analog.com Trevor aldwell trevor.caldwell@utoronto.ca ourse Goals Deepen understanding of MOS analog circuit design
More informationEXAMPLE DESIGN PART 2
ECE37 Advanced Analog Circuits Lecture 3 EXAMPLE DESIGN PART 2 Richard Schreier richard.schreier@analog.com Trevor Caldwell trevor.caldwell@utoronto.ca Course Goals Deepen understanding of CMOS analog
More informationEXAMPLE DESIGN PART 1
EE37 Advanced Analog ircuits Lecture EXAMPLE DESIGN PART Richard Schreier richard.schreier@analog.com Trevor aldwell trevor.caldwell@utoronto.ca ourse Goals Deepen understanding of MOS analog circuit design
More informationSlide Set Data Converters. Digital Enhancement Techniques
0 Slide Set Data Converters Digital Enhancement Techniques Introduction Summary Error Measurement Trimming of Elements Foreground Calibration Background Calibration Dynamic Matching Decimation and Interpolation
More informationAnalog Digital Sampling & Discrete Time Discrete Values & Noise Digital-to-Analog Conversion Analog-to-Digital Conversion
Analog Digital Sampling & Discrete Time Discrete Values & Noise Digital-to-Analog Conversion Analog-to-Digital Conversion 6.082 Fall 2006 Analog Digital, Slide Plan: Mixed Signal Architecture volts bits
More informationEE 521: Instrumentation and Measurements
Aly El-Osery Electrical Engineering Department, New Mexico Tech Socorro, New Mexico, USA September 23, 2009 1 / 18 1 Sampling 2 Quantization 3 Digital-to-Analog Converter 4 Analog-to-Digital Converter
More informationMultirate signal processing
Multirate signal processing Discrete-time systems with different sampling rates at various parts of the system are called multirate systems. The need for such systems arises in many applications, including
More informationELEN E4810: Digital Signal Processing Topic 11: Continuous Signals. 1. Sampling and Reconstruction 2. Quantization
ELEN E4810: Digital Signal Processing Topic 11: Continuous Signals 1. Sampling and Reconstruction 2. Quantization 1 1. Sampling & Reconstruction DSP must interact with an analog world: A to D D to A x(t)
More informationSimulation, and Overload and Stability Analysis of Continuous Time Sigma Delta Modulator
UNLV Theses, Dissertations, Professional Papers, and Capstones 1-1-014 Simulation, and Overload and Stability Analysis of Continuous Time Sigma Delta Modulator Kyung Kang University of Nevada, Las Vegas,
More informationDSP Design Lecture 2. Fredrik Edman.
DSP Design Lecture Number representation, scaling, quantization and round-off Noise Fredrik Edman fredrik.edman@eit.lth.se Representation of Numbers Numbers is a way to use symbols to describe and model
More informationDistortion Analysis T
EE 435 Lecture 32 Spectral Performance Windowing Spectral Performance of Data Converters - Time Quantization - Amplitude Quantization Quantization Noise . Review from last lecture. Distortion Analysis
More informationAnalysis of Finite Wordlength Effects
Analysis of Finite Wordlength Effects Ideally, the system parameters along with the signal variables have infinite precision taing any value between and In practice, they can tae only discrete values within
More informationData Converter Fundamentals
Data Converter Fundamentals David Johns and Ken Martin (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) slide 1 of 33 Introduction Two main types of converters Nyquist-Rate Converters Generate output
More informationAn Anti-Aliasing Multi-Rate Σ Modulator
An Anti-Aliasing Multi-Rate Σ Modulator Anthony Chan Carusone Depart. of Elec. and Comp. Eng. University of Toronto, Canada Franco Maloberti Department of Electronics University of Pavia, Italy May 6,
More informationEEO 401 Digital Signal Processing Prof. Mark Fowler
EEO 401 Digital Signal Processing Pro. Mark Fowler Note Set #14 Practical A-to-D Converters and D-to-A Converters Reading Assignment: Sect. 6.3 o Proakis & Manolakis 1/19 The irst step was to see that
More informationEE 230 Lecture 40. Data Converters. Amplitude Quantization. Quantization Noise
EE 230 Lecture 40 Data Converters Amplitude Quantization Quantization Noise Review from Last Time: Time Quantization Typical ADC Environment Review from Last Time: Time Quantization Analog Signal Reconstruction
More informationRoundoff Noise in Digital Feedback Control Systems
Chapter 7 Roundoff Noise in Digital Feedback Control Systems Digital control systems are generally feedback systems. Within their feedback loops are parts that are analog and parts that are digital. At
More informationEECE 301 Signals & Systems Prof. Mark Fowler
EECE 3 Signals & Systems Prof. ark Fowler Note Set #28 D-T Systems: DT Filters Ideal & Practical /4 Ideal D-T Filters Just as in the CT case we can specify filters. We looked at the ideal filter for the
More informationStability Condition in Terms of the Pole Locations
Stability Condition in Terms of the Pole Locations A causal LTI digital filter is BIBO stable if and only if its impulse response h[n] is absolutely summable, i.e., 1 = S h [ n] < n= We now develop a stability
More informationEE 508 Lecture 4. Filter Concepts/Terminology Basic Properties of Electrical Circuits
EE 58 Lecture 4 Filter Concepts/Terminology Basic Properties of Electrical Circuits Review from Last Time Filter Design Process Establish Specifications - possibly T D (s) or H D (z) - magnitude and phase
More informationEE 435. Lecture 32. Spectral Performance Windowing
EE 435 Lecture 32 Spectral Performance Windowing . Review from last lecture. Distortion Analysis T 0 T S THEOREM?: If N P is an integer and x(t) is band limited to f MAX, then 2 Am Χ mnp 1 0 m h N and
More informationCMPT 889: Lecture 3 Fundamentals of Digital Audio, Discrete-Time Signals
CMPT 889: Lecture 3 Fundamentals of Digital Audio, Discrete-Time Signals Tamara Smyth, tamaras@cs.sfu.ca School of Computing Science, Simon Fraser University October 6, 2005 1 Sound Sound waves are longitudinal
More informationFourier Analysis of Signals Using the DFT
Fourier Analysis of Signals Using the DFT ECE 535 Lecture April 29, 23 Overview: Motivation Many applications require analyzing the frequency content of signals Speech processing study resonances of vocal
More informationLow-Noise Sigma-Delta Capacitance-to-Digital Converter for Sub-pF Capacitive Sensors with Integrated Dielectric Loss Measurement
Low-Noise Sigma-Delta Capacitance-to-Digital Converter for Sub-pF Capacitive Sensors with Integrated Dielectric Loss Measurement Markus Bingesser austriamicrosystems AG Rietstrasse 4, 864 Rapperswil, Switzerland
More informationSNR Calculation and Spectral Estimation [S&T Appendix A]
SR Calculation and Spectral Estimation [S&T Appendix A] or, How not to make a mess of an FFT Make sure the input is located in an FFT bin 1 Window the data! A Hann window works well. Compute the FFT 3
More informationREAL TIME DIGITAL SIGNAL PROCESSING
REAL TIME DIGITAL SIGNAL PROCESSING www.electron.frba.utn.edu.ar/dplab Digital Filters FIR and IIR. Design parameters. Implementation types. Constraints. Filters: General classification Filters: General
More informationEE123 Digital Signal Processing
EE123 Digital Signal Processing Lecture 19 Practical ADC/DAC Ideal Anti-Aliasing ADC A/D x c (t) Analog Anti-Aliasing Filter HLP(jΩ) sampler t = nt x[n] =x c (nt ) Quantizer 1 X c (j ) and s < 2 1 T X
More informationETSF15 Analog/Digital. Stefan Höst
ETSF15 Analog/Digital Stefan Höst Physical layer Analog vs digital Sampling, quantisation, reconstruction Modulation Represent digital data in a continuous world Disturbances Noise and distortion Synchronization
More informationFinite Word Length Effects and Quantisation Noise. Professors A G Constantinides & L R Arnaut
Finite Word Length Effects and Quantisation Noise 1 Finite Word Length Effects Finite register lengths and A/D converters cause errors at different levels: (i) input: Input quantisation (ii) system: Coefficient
More informationMultimedia Signals and Systems - Audio and Video. Signal, Image, Video Processing Review-Introduction, MP3 and MPEG2
Multimedia Signals and Systems - Audio and Video Signal, Image, Video Processing Review-Introduction, MP3 and MPEG2 Kunio Takaya Electrical and Computer Engineering University of Saskatchewan December
More informationAN ABSTRACT OF THE THESIS OF
AN ABSTRACT OF THE THESIS OF Madhulatha Bonu for the degree of Master of Science in Electrical and Computer Engineering presented on November 8, 006. Title: Noise Coupling Techniques in Multi-Cell Delta-Sigma
More informationDesign of IIR filters
Design of IIR filters Standard methods of design of digital infinite impulse response (IIR) filters usually consist of three steps, namely: 1 design of a continuous-time (CT) prototype low-pass filter;
More informationLab 4: Quantization, Oversampling, and Noise Shaping
Lab 4: Quantization, Oversampling, and Noise Shaping Due Friday 04/21/17 Overview: This assignment should be completed with your assigned lab partner(s). Each group must turn in a report composed using
More informationE : Lecture 1 Introduction
E85.2607: Lecture 1 Introduction 1 Administrivia 2 DSP review 3 Fun with Matlab E85.2607: Lecture 1 Introduction 2010-01-21 1 / 24 Course overview Advanced Digital Signal Theory Design, analysis, and implementation
More informationDHANALAKSHMI COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING EC2314- DIGITAL SIGNAL PROCESSING UNIT I INTRODUCTION PART A
DHANALAKSHMI COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING EC2314- DIGITAL SIGNAL PROCESSING UNIT I INTRODUCTION PART A Classification of systems : Continuous and Discrete
More informationFilter Analysis and Design
Filter Analysis and Design Butterworth Filters Butterworth filters have a transfer function whose squared magnitude has the form H a ( jω ) 2 = 1 ( ) 2n. 1+ ω / ω c * M. J. Roberts - All Rights Reserved
More informationBasic Multi-rate Operations: Decimation and Interpolation
1 Basic Multirate Operations 2 Interconnection of Building Blocks 1.1 Decimation and Interpolation 1.2 Digital Filter Banks Basic Multi-rate Operations: Decimation and Interpolation Building blocks for
More informationUNIVERSITY OF OSLO. Faculty of mathematics and natural sciences. Forslag til fasit, versjon-01: Problem 1 Signals and systems.
UNIVERSITY OF OSLO Faculty of mathematics and natural sciences Examination in INF3470/4470 Digital signal processing Day of examination: December 1th, 016 Examination hours: 14:30 18.30 This problem set
More informationSignals and Systems. Lecture 11 Wednesday 22 nd November 2017 DR TANIA STATHAKI
Signals and Systems Lecture 11 Wednesday 22 nd November 2017 DR TANIA STATHAKI READER (ASSOCIATE PROFFESOR) IN SIGNAL PROCESSING IMPERIAL COLLEGE LONDON Effect on poles and zeros on frequency response
More informationE2.5 Signals & Linear Systems. Tutorial Sheet 1 Introduction to Signals & Systems (Lectures 1 & 2)
E.5 Signals & Linear Systems Tutorial Sheet 1 Introduction to Signals & Systems (Lectures 1 & ) 1. Sketch each of the following continuous-time signals, specify if the signal is periodic/non-periodic,
More informationSlide Set Data Converters. High-Order, CT Σ Converters and Σ DAC
0 lide et Data Converters High-Order, CT Σ Converters and Σ DAC 1 NR Enhancement ummary High Order Noise haping Continuos-Time Σ Modulators Band-Pass Σ Modulators Oversampling DAC 2 NR Enhancement Many
More informationSwitched-Capacitor Circuits David Johns and Ken Martin University of Toronto
Switched-Capacitor Circuits David Johns and Ken Martin University of Toronto (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) University of Toronto 1 of 60 Basic Building Blocks Opamps Ideal opamps usually
More informationAnalog to Digital Converters (ADCs)
Analog to Digital Converters (ADCs) Note: Figures are copyrighted Proakis & Manolakis, Digital Signal Processing, 4 th Edition, Pearson Publishers. Embedded System Design A Unified HW Approach, Vahid/Givargis,
More informationMassachusetts Institute of Technology Department of Electrical Engineering and Computer Science. Fall Solutions for Problem Set 2
Massachusetts Institute of Technology Department of Electrical Engineering and Computer Science Issued: Tuesday, September 5. 6.: Discrete-Time Signal Processing Fall 5 Solutions for Problem Set Problem.
More informationOptimum Ordering and Pole-Zero Pairing of the Cascade Form IIR. Digital Filter
Optimum Ordering and Pole-Zero Pairing of the Cascade Form IIR Digital Filter There are many possible cascade realiations of a higher order IIR transfer function obtained by different pole-ero pairings
More informationPipelined multi step A/D converters
Department of Electrical Engineering Indian Institute of Technology, Madras Chennai, 600036, India 04 Nov 2006 Motivation for multi step A/D conversion Flash converters: Area and power consumption increase
More informationAn Efficient Bottom-Up Extraction Approach to Build the Behavioral Model of Switched-Capacitor. ΔΣ Modulator. Electronic Design Automation Laboratory
Electronic Design Automation Laboratory National Central University Department of Electrical Engineering, Taiwan ( R.O.C) An Efficient Bottom-Up Extraction Approach to Build the Behavioral Model of Switched-Capacitor
More informationSuccessive Approximation ADCs
Department of Electrical and Computer Engineering Successive Approximation ADCs Vishal Saxena Vishal Saxena -1- Successive Approximation ADC Vishal Saxena -2- Data Converter Architectures Resolution [Bits]
More informationEffect of Clock Jitter Error on the Performance Degradation of Multi-bit Continuous-Time Σ Modulators With NRZ DAC
Effect of Clock Jitter Error on the Performance Degradation of Multi-bit Continuous-Time Σ Modulators With NRZ R. Tortosa, J.M. de la Rosa, A. Rodríguez-Vázquez and F.V. Fernández Instituto de Microelectrónica
More informationDiscrete Time Signals and Switched Capacitor Circuits (rest of chapter , 10.2)
Discrete Time Signals and Switched Capacitor Circuits (rest of chapter 9 + 0., 0.2) Tuesday 6th of February, 200, 9:5 :45 Snorre Aunet, sa@ifi.uio.no Nanoelectronics Group, Dept. of Informatics Office
More informationHomework Assignment 11
Homework Assignment Question State and then explain in 2 3 sentences, the advantage of switched capacitor filters compared to continuous-time active filters. (3 points) Continuous time filters use resistors
More informationEE 230 Lecture 43. Data Converters
EE 230 Lecture 43 Data Converters Review from Last Time: Amplitude Quantization Unwanted signals in the output of a system are called noise. Distortion Smooth nonlinearities Frequency attenuation Large
More informationSensors. Chapter Signal Conditioning
Chapter 2 Sensors his chapter, yet to be written, gives an overview of sensor technology with emphasis on how to model sensors. 2. Signal Conditioning Sensors convert physical measurements into data. Invariably,
More informationDigital Signal Processing IIR Filter Design via Bilinear Transform
Digital Signal Processing IIR Filter Design via Bilinear Transform D. Richard Brown III D. Richard Brown III 1 / 12 Basic Procedure We assume here that we ve already decided to use an IIR filter. The basic
More informationLecture 10, ATIK. Data converters 3
Lecture, ATIK Data converters 3 What did we do last time? A quick glance at sigma-delta modulators Understanding how the noise is shaped to higher frequencies DACs A case study of the current-steering
More informationSistemas de Aquisição de Dados. Mestrado Integrado em Eng. Física Tecnológica 2015/16 Aula 6-26 de Outubro
Sistemas de Aquisição de Dados Mestrado Integrado em Eng. Física Tecnológica 2015/16 Aula 6-26 de Outubro Flash Decoder Thermometer code Wired NOR based decoder 2 Successive Approximation ADC (SAR) CONVERT
More informationError Spectrum Shaping and Vector Quantization. Jon Dattorro Christine Law
Error Spectrum Shaping and Vector Quantization Jon Dattorro Christine Law in partial fulfillment of the requirements for EE392c Stanford University Autumn 1997 0. Introduction We view truncation noise
More informationCITY UNIVERSITY LONDON. MSc in Information Engineering DIGITAL SIGNAL PROCESSING EPM746
No: CITY UNIVERSITY LONDON MSc in Information Engineering DIGITAL SIGNAL PROCESSING EPM746 Date: 19 May 2004 Time: 09:00-11:00 Attempt Three out of FIVE questions, at least One question from PART B PART
More informationDiscrete Time Signals and Switched Capacitor Circuits (rest of chapter , 10.2)
Discrete Time Signals and Switched Capacitor Circuits (rest of chapter 9 + 10.1, 10.2) Tuesday 16th of February, 2010, 0, 9:15 11:45 Snorre Aunet, sa@ifi.uio.no Nanoelectronics Group, Dept. of Informatics
More informationELEG 305: Digital Signal Processing
ELEG 305: Digital Signal Processing Lecture : Design of Digital IIR Filters (Part I) Kenneth E. Barner Department of Electrical and Computer Engineering University of Delaware Fall 008 K. E. Barner (Univ.
More informationDIGITAL SIGNAL PROCESSING UNIT III INFINITE IMPULSE RESPONSE DIGITAL FILTERS. 3.6 Design of Digital Filter using Digital to Digital
DIGITAL SIGNAL PROCESSING UNIT III INFINITE IMPULSE RESPONSE DIGITAL FILTERS Contents: 3.1 Introduction IIR Filters 3.2 Transformation Function Derivation 3.3 Review of Analog IIR Filters 3.3.1 Butterworth
More informationSeminar: D. Jeon, Energy-efficient Digital Signal Processing Hardware Design Mon Sept 22, 9:30-11:30am in 3316 EECS
EECS 452 Lecture 6 Today: Announcements: Rounding and quantization Analog to digital conversion Lab 3 starts next week Hw3 due on tuesday Project teaming meeting: today 7-9PM, Dow 3150 My new office hours:
More informationIntroduction to Digital Signal Processing
Introduction to Digital Signal Processing 1.1 What is DSP? DSP is a technique of performing the mathematical operations on the signals in digital domain. As real time signals are analog in nature we need
More informationNumbering Systems. Computational Platforms. Scaling and Round-off Noise. Special Purpose. here that is dedicated architecture
Computational Platforms Numbering Systems Basic Building Blocks Scaling and Round-off Noise Computational Platforms Viktor Öwall viktor.owall@eit.lth.seowall@eit lth Standard Processors or Special Purpose
More informationOPERATIONAL AMPLIFIER APPLICATIONS
OPERATIONAL AMPLIFIER APPLICATIONS 2.1 The Ideal Op Amp (Chapter 2.1) Amplifier Applications 2.2 The Inverting Configuration (Chapter 2.2) 2.3 The Non-inverting Configuration (Chapter 2.3) 2.4 Difference
More informationNyquist-Rate D/A Converters. D/A Converter Basics.
Nyquist-Rate D/A Converters David Johns and Ken Martin (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) slide 1 of 20 D/A Converter Basics. B in D/A is a digital signal (or word), B in b i B in = 2 1
More informationExperiment 13 Poles and zeros in the z plane: IIR systems
Experiment 13 Poles and zeros in the z plane: IIR systems Achievements in this experiment You will be able to interpret the poles and zeros of the transfer function of discrete-time filters to visualize
More informationReview of Fundamentals of Digital Signal Processing
Chapter 2 Review of Fundamentals of Digital Signal Processing 2.1 (a) This system is not linear (the constant term makes it non linear) but is shift-invariant (b) This system is linear but not shift-invariant
More informationECE503: Digital Signal Processing Lecture 6
ECE503: Digital Signal Processing Lecture 6 D. Richard Brown III WPI 20-February-2012 WPI D. Richard Brown III 20-February-2012 1 / 28 Lecture 6 Topics 1. Filter structures overview 2. FIR filter structures
More informationFilter Banks II. Prof. Dr.-Ing. G. Schuller. Fraunhofer IDMT & Ilmenau University of Technology Ilmenau, Germany
Filter Banks II Prof. Dr.-Ing. G. Schuller Fraunhofer IDMT & Ilmenau University of Technology Ilmenau, Germany Page Modulated Filter Banks Extending the DCT The DCT IV transform can be seen as modulated
More informationSignals, Instruments, and Systems W5. Introduction to Signal Processing Sampling, Reconstruction, and Filters
Signals, Instruments, and Systems W5 Introduction to Signal Processing Sampling, Reconstruction, and Filters Acknowledgments Recapitulation of Key Concepts from the Last Lecture Dirac delta function (
More informationMulti-bit Cascade ΣΔ Modulator for High-Speed A/D Conversion with Reduced Sensitivity to DAC Errors
Multi-bit Cascade ΣΔ Modulator for High-Speed A/D Conversion with Reduced Sensitivity to DAC Errors Indexing terms: Multi-bit ΣΔ Modulators, High-speed, high-resolution A/D conversion. This paper presents
More information1 1.27z z 2. 1 z H 2
E481 Digital Signal Processing Exam Date: Thursday -1-1 16:15 18:45 Final Exam - Solutions Dan Ellis 1. (a) In this direct-form II second-order-section filter, the first stage has
More informationAnalogue Filters Design and Simulation by Carsten Kristiansen Napier University. November 2004
Analogue Filters Design and Simulation by Carsten Kristiansen Napier University November 2004 Title page Author: Carsten Kristiansen. Napier No: 04007712. Assignment title: Analogue Filters Design and
More informationEE 505. Lecture 29. ADC Design. Oversampled
EE 505 Lecture 29 ADC Desig Oversampled Review from Last Lecture SAR ADC V IN Sample Hold C LK V REF DAC DAC Cotroller DAC Cotroller stores estimates of iput i Successive Approximatio Register (SAR) At
More informationChapter 7. Digital Control Systems
Chapter 7 Digital Control Systems 1 1 Introduction In this chapter, we introduce analysis and design of stability, steady-state error, and transient response for computer-controlled systems. Transfer functions,
More informationLecture 7 Discrete Systems
Lecture 7 Discrete Systems EE 52: Instrumentation and Measurements Lecture Notes Update on November, 29 Aly El-Osery, Electrical Engineering Dept., New Mexico Tech 7. Contents The z-transform 2 Linear
More informationReview of Fundamentals of Digital Signal Processing
Solution Manual for Theory and Applications of Digital Speech Processing by Lawrence Rabiner and Ronald Schafer Click here to Purchase full Solution Manual at http://solutionmanuals.info Link download
More information(Refer Slide Time: 02:11 to 04:19)
Digital Signal Processing Prof. S. C. Dutta Roy Department of Electrical Engineering Indian Institute of Technology, Delhi Lecture - 24 Analog Chebyshev LPF Design This is the 24 th lecture on DSP and
More informationDetailed Solutions to Exercises
Detailed Solutions to Exercises Digital Signal Processing Mikael Swartling Nedelko Grbic rev. 205 Department of Electrical and Information Technology Lund University Detailed solution to problem E3.4 A
More informationSummary Last Lecture
EE247 Lecture 19 ADC Converters Sampling (continued) Sampling switch charge injection & clock feedthrough Complementary switch Use of dummy device Bottom-plate switching Track & hold T/H circuits T/H combined
More informationChapter 5 Frequency Domain Analysis of Systems
Chapter 5 Frequency Domain Analysis of Systems CT, LTI Systems Consider the following CT LTI system: xt () ht () yt () Assumption: the impulse response h(t) is absolutely integrable, i.e., ht ( ) dt< (this
More informationAndrea Zanchettin Automatic Control AUTOMATIC CONTROL. Andrea M. Zanchettin, PhD Spring Semester, Linear systems (frequency domain)
1 AUTOMATIC CONTROL Andrea M. Zanchettin, PhD Spring Semester, 2018 Linear systems (frequency domain) 2 Motivations Consider an LTI system Thanks to the Lagrange s formula we can compute the motion of
More informationDigital Signal 2 N Most Significant Bit (MSB) Least. Bit (LSB)
1 Digital Signal Binary or two stages: 0 (Low voltage 0-3 V) 1 (High voltage 4-5 V) Binary digit is called bit. Group of bits is called word. 8-bit group is called byte. For N-bit base-2 number = 2 N levels
More informationVALLIAMMAI ENGINEERING COLLEGE. SRM Nagar, Kattankulathur DEPARTMENT OF INFORMATION TECHNOLOGY. Academic Year
VALLIAMMAI ENGINEERING COLLEGE SRM Nagar, Kattankulathur- 603 203 DEPARTMENT OF INFORMATION TECHNOLOGY Academic Year 2016-2017 QUESTION BANK-ODD SEMESTER NAME OF THE SUBJECT SUBJECT CODE SEMESTER YEAR
More information! Introduction. ! Discrete Time Signals & Systems. ! Z-Transform. ! Inverse Z-Transform. ! Sampling of Continuous Time Signals
ESE 531: Digital Signal Processing Lec 25: April 24, 2018 Review Course Content! Introduction! Discrete Time Signals & Systems! Discrete Time Fourier Transform! Z-Transform! Inverse Z-Transform! Sampling
More informationCast of Characters. Some Symbols, Functions, and Variables Used in the Book
Page 1 of 6 Cast of Characters Some s, Functions, and Variables Used in the Book Digital Signal Processing and the Microcontroller by Dale Grover and John R. Deller ISBN 0-13-081348-6 Prentice Hall, 1998
More informationChapter 2: Problem Solutions
Chapter 2: Problem Solutions Discrete Time Processing of Continuous Time Signals Sampling à Problem 2.1. Problem: Consider a sinusoidal signal and let us sample it at a frequency F s 2kHz. xt 3cos1000t
More informationAnalysis and Design of Analog Integrated Circuits Lecture 12. Feedback
Analysis and Design of Analog Integrated Circuits Lecture 12 Feedback Michael H. Perrott March 11, 2012 Copyright 2012 by Michael H. Perrott All rights reserved. Open Loop Versus Closed Loop Amplifier
More informationLecture 340 Characterization of DACs and Current Scaling DACs (5/1/10) Page 340-1
Lecture 34 Characterization of DACs and Current Scaling DACs (5//) Page 34 LECTURE 34 CHARACTERZATON OF DACS AND CURRENT SCALNG DACS LECTURE ORGANZATON Outline ntroduction Static characterization of DACs
More informationControl Systems Design
ELEC4410 Control Systems Design Lecture 3, Part 2: Introduction to Affine Parametrisation School of Electrical Engineering and Computer Science Lecture 3, Part 2: Affine Parametrisation p. 1/29 Outline
More information