Course Goals ADVANCED Σ. Highlights (i.e. What you will learn today) Review: SQNR vs. OSR. Review: MOD1 & MOD2

Size: px
Start display at page:

Download "Course Goals ADVANCED Σ. Highlights (i.e. What you will learn today) Review: SQNR vs. OSR. Review: MOD1 & MOD2"

Transcription

1 ECE37 Adanced Analog Circuits Lecture 5 ADANCED Σ Richard Schreier richard.schreier@analog.com Treor Caldwell treor.caldwell@utoronto.ca Course Goals Deepen understanding of CMOS analog circuit design through a top-down study of a modern analog system The lectures will focus on Delta-Sigma ADCs, but you may do your project on another analog system. Deelop circuit insight through brief peeks at some nifty little circuits The circuit world is filled with many little gems that eery competent designer ought to know. ECE Date Lecture Ref Homework RS Introduction: MOD & MOD2 S&T 2-3, A Matlab MOD RS 2 Example Design: Part S&T 9., J&M Switch-leel sim RS 3 Example Design: Part 2 J&M 4 -leel sim TC 4 Pipeline and SAR ADCs Arch. Comp ISSCC No Lecture RS 5 Adanced Σ S&T 4, 6.6, 9.4, B Σ Toolbox; Proj Reading Week No Lecture RS 6 Comparator & Flash ADC J&M TC 7 SC Circuits J&M TC 8 Amplifier Design TC 9 Amplifier Design TC Noise in SC Circuits S&T C Project Presentation TC Matching & MM-Shaping Project Report RS 2 Switching Regulator -leel sim ECE Highlights (i.e. What you will learn today) High-Order Σ Modulation NTF, SNR, instability, H, h 2 Feedback, Feedforward and Generic Σ Topologies NTF selection 3 Σ Toolbox Demos: NTF synthesis and simulation Examples: Lowpass and Bandpass, MASH ABCD: State-space representation 4 Continuous-Time Σ Inherent anti-aliasing ECE MOD: MOD2: Reiew: MOD & MOD2 z ECE STF( z) z NTF( z) z z z z STF( z) z NTF( z) ( z ) 2 Reiew: SNR s. OSR The in-band quantization noise power is: INP ω B H( e jω ) 2 S ee ( ω)dω π 2 σ e ( OSR) 3 3 for MOD π 4 σ e ( OSR) 5 5 for MOD2 9 db/octae SNR-OSR trade-off for MOD; 5 db/octae for MOD2 ECE37 5-6

2 . MODN NTF Comparison z z N integrators N non-delaying, delaying z z STF( z) z NTF( z) ( z ) N z MODN s NTF is the N th power of MOD s NTF NTF ( e j2πf ) (db) MOD MOD2 MOD3 MOD4 MOD Normalized Frequency (f ) ECE ECE Predicted Performance In-band quantization noise power INP.5 OSR.5 OSR NTF( e j 2πf ) 2 S ee () f df ( 2πf ) 2N 2σ2 e df π 2N σ2 ( 2N + ) ( OSR) 2N + e uantization noise drops as the (2N+) th power of OSR (6N+3) db/octae SNR-OSR trade-off ECE Improing NTF Performance NTF Zero Optimization Minimize the integral of NTF 2 oer the passband Normalize passband edge to for ease of calculation: Hf () 2 the integral Need to find the a i which minimize ( x 2 a 2 ) 2 dx, n 2 a a f s /f B x 2 x 2 a 2 ( ) 2 dx, n 3 ( x 2 a 2 ) 2 x 2 a 2 ( 2 ) 2 dx, n 4 ECE37 5- Order Solutions p to Order 8 Optimal Zero Placement Relatie to f B SNR Improement db 2 ± db 3, ± db 4 ± 3 7± ( 3 7) db 5, ± 5 9± ( 5 9) 5 2 [Y. Yang] 8 db 6 ±.23862, ±.662, ± db 7, ±.4585, ±.7453, ± db 8 ±.8343, ±.52553, ±.79667, ± db ECE37 5- Topological Implication Feedback around pairs integrators: 2 Delaying Integrators z -g z Poles are the roots of + g z i.e. z ± j g Not quite on the unit circle, but fairly close if g<<. Non-delaying + Delaying Integrators (LDI Loop) z z z ECE g Poles are the roots of gz ( z ) 2 i.e. z e ± jθ, cosθ g 2 Precisely on the unit circle, regardless of the alue of g.

3 Problem: A High-Order Modulator Wants a Multi-bit uantizer E.g. MOD3 with an Infinite uantizer and Zero Input Sample Number uantizer input gets large, een if the input is small. 6 quantizer leels are used by a small input. ECE y Simulation of MOD3-b (MOD3 with a Binary uantizer) Sample Number MOD3-b is unstable, een with zero input Long strings of +/ HGE! ECE Solutions to the Stability Problem Historical Order Multi-bit quantization Initially considered undesirable because we lose the inherent linearity of a -bit DAC. 2 More general NTF (not pure differentiation) Lower the NTF gain so that quantization error is amplified less. nfortunately, reducing the NTF gain reduces the amount by which quantization noise is attenuated. 3 Multi-stage (MASH) architecture Combinations of the aboe are possible ECE Multi-bit uantization A modulator with NTF H and STF is guaranteed to be stable if u < u max at all times, where u max nle + h and h hi () i In MODN Hz ( ) ( z ) N, so hn ( ) {, a, a 2, a 3, ( ) N a N, }, a i > and thus h H( ) 2 N nle 2 N implies u max nle + h MODN is guaranteed to be stable with an N-bit quantizer if the input magnitude is less than /2. This result is quite conseratie. Similarly, nle 2 N + guarantees that MODN is stable for inputs up to 5% of full-scale ECE M-Step Symmetric uantizer M odd: mid-rise M e y 2, (nle M + ) M een: mid-tread e y y y M M + M M + M : odd integers from M to +M No-oerload range: y nle e 2 ECE M 2 M : een integers from M to +M Inductie Proof of Criterion h Assume STF and ( n) ( un ( ) u max ) Assume ei () for i < n.[induction Hypothesis] yn ( ) un ( ) + hi ()en ( i) u max u max i i i + hi () en ( i) + hi () u max + h Then u max nle + h yn ( ) nle en ( ) So by induction ei () for all i > ECE37 5-8

4 More General NTF Instead of NTF( z) Az ( ) Bz ( ) with Bz ( ) z n, use a more general Bz ( ) Roots of B are the poles of the NTF and must be inside the unit circle. Moing the poles away from z toward z makes the gain of the NTF approach unity. The Lee Criterion for Stability in a -bit Modulator: H 2 [Wai Lee, 987] The measure of the gain of H is the maximum magnitude of H oer frequency, aka the infinitynorm of H: H max ( He ( jω )) ω [, 2π] : Is the Lee criterion necessary for stability? No. MOD2 is stable (for DC inputs less than FS) but for MOD2 H 4. : Is the Lee criterion sufficient to ensure stability? No. There are lots of counter-examples, but H.5 often works. ECE ECE SNR (db) umax (dbfs) Simulated SNR s. H 5 th -Order NTFs, -b uant., OSR SNR has a broad maximum Stable input limit drops as increases. H cliff! H H ECE Peak SNR (db) SNR Limits -bit Modulation N 8 7 N 6 N 5 OSR N 4 N N 2 N ECE SNR Limits for 2-bit Modulators SNR Limits for 3-bit Modulators 4 N 8 N 7 N 6 N 5 N 4 N 3 N 2 4 N 8 N 7 N 6 N 5 N 4 N 3 N 2 Peak SNR (db) N Peak SNR (db) N OSR ECE OSR ECE

5 Example Waeforms 7 th -order 7-leel modulator, H 2 6 SNR 55 OSR 8 Example Waeforms 7 th -order 7-leel modulator, H 8 6 SNR 5 OSR Time Step ECE Time Step ECE dbfs/nbw Simulated Spectra SNR 5 OSR 8 SNR 55 OSR 8 SNR (db) SNR Cures peak SNR OSR 8 peak SNR OSR 8 Stable input limit ~ dbfs 2 4 NBW.8x Normalized Frequency ECE Input Leel (dbfs) Stable input limit 6 dbfs ECE Feedback Topology -g Feedforward Topology a a I a 2 I a 3 I I I -g I a 2 a 3 N integrators precede the quantizer Feedback from the quantizer to the input of each integrator (ia a DAC) Local feedback around pairs of integrators to control NTF zeros Multiple input feed-in branches are possible ECE N integrators in a row Each integrator output is fed forward to the quantizer Local feedback around pairs of integrators to control NTF zeros Multiple input feed-in branches also possible ECE37 5-3

6 Generic Single-Loop Σ ADC Linear Loop Filter + Nonlinear uantizer: Y L + L Y + E L ECE E L Y STF + NTF E, where NTF & STF L L NTF Inerse Relations: L /NTF, L STF / NTF Feedback s. Feedforward STF L ( z) N ( z) Dz ( ) L ( z ) N ( z) Dz ( ) NTF( z) L ( z) Dz ( ) N ( z) Dz ( ) STF( z) L ( z) L ( z) N ( z) N ( z) Dz ( ) poles of LF are zeros of NTF same poles as NTF zeros zeros of L STF often has no zeros, only poles. ECE L ( z) L ( z) Lz ( ) NTF( z) L ( z) + Lz ( ) STF( z) Lz ( ) Lz ( ) Hz ( ) NTF( e jω ) NTF STF NTF + With extra feed-in to, G(z ). db 2 3 STF Comparison Feedforward Feedback Normalized Frequency (f /f s ) ECE Feedforward s. Feedback FF has relaxed dynamic range requirements All stages except the last hae attenuated signal components. FB has better STF and, in CT modulators, a better AAF In a discrete-time modulator, the STF of FF can be made unity by adding a signal feedforward term to the input of the quantizer. FB needs many DACs; FF needs a summation block Can do partial summation before the last integrator. FF timing can be tricky Need to quantize u and feed it back in zero time. ECE Σ Toolbox Search for delsig or Delta Sigma Toolbox Specify OSR, lowpass/bandpass, no. of. leels. NTF (and STF) aailable. Time-domain simulation and SNR measurements. synthesizentf realize- NTF predictsnr, simulatedsm, simulatesnr calculatetf Parameters for a specific topology. Also mapctod simulateesl designhbf Manual is delsig.pdf scaleabcd stuffabcd ABCD: statespace description mapabcd of the modulator. ECE Σ Toolbox Modulator Model Modulator: [-M, +M ] uantizer: L Y L [-M, +M ] 2 Loop filter can be specified by NTF or by ABCD, a state-space representation M M 2 M y y y e 2 e e -3 Mid-tread quantizer; : een integers [ M,+M ] NTF L STF L L Mid-rise quantizer; : odd integers [ M,+M ] ECE

7 NTF Synthesis synthesizentf Not all NTFs are realizable Causality requires h( ), or, in the frequency domain, H( ). Recall Hz ( ) h( )z + h( )z + Not all NTFs yield stable modulators Rule of thumb for single-bit modulators: H <.5 [Lee]. Can optimize NTF zeros to minimize the meansquare alue of H in the passband The NTF and STF share poles, and in some modulator topologies the STF zeros are not arbitrary Restrict the NTF such that an all-pole STF is maximally flat. (Almost the same as Butterworth poles.) ECE Lowpass Example [dsdemo] 5 th -order NTF, all zeros at DC Pole/Zero diagram: OSR 32; H synthesizentf(5); plotpz(h); f linspace(,.5); z exp(2i*pi*f); H_z ealtf(h,z); plot(f,db(h_z)); g rmsgain(h,,.5/osr) ECE Lowpass NTF Out-of-band gain.5 Improed 5 th -Order Lowpass NTF Zeros optimized for OSR32 db rms in-band gain 47 db 6 /64 optimization flag OSR 32; H synthesizentf(5,osr,);... Zeros spread across the band-of-interest to minimize the rms alue of the NTF. 8.5 Normalized Frequency (f /f s ) ECE ECE Improed NTF Bandpass Example db 2 6 rms gain 66 db OSR 64; f /6; HsynthesizeNTF(6,OSR,,[],f);... center frequency [] or NaN means use default alue, i.e. Hinf / Normalized Frequency (f /f s ) ECE ECE

8 db 2 4 Bandpass NTF and STF NTF all-pole STF with Butterworth poles all-pole STF with same poles as Σ toolbox NTF 6.5 Normalized Frequency (f /f s ) ECE Summary: NTF Selection If OSR is high, consider using a single-bit modulator To improe SNR, Optimize zeros, Increase H, or Increase order. If SNR is insufficient, must use a multi-bit design Can turn all the aboe knobs to enhance performance. Feedback DAC assumed to be ideal ECE NTF-Based Simulation [dsdemo2] dbfs/nbw order5; OSR32; ntf synthesizentf(order,osr,); N2^7; fbin959; A.5; % 28K points input A*sin(2*pi*fbin/N*[:N-]); output simulatedsm(input,ntf); spec fft(output.*ds_hann(n)/(n/4)); plot(db(spec(:n/(2*osr)))); In mex form; 28K points in <. sec 5 5 NBW.5 bins FFT Bin Number (28K-point FFT) ECE dbfs/nbw u Simulation Example Cont d 5 Time (sample number) 8 NBW.8x 4 f s (8k-point FFT) 2.5 Normalized Frequency (f /f s ) ECE SNR s. Amplitude: simulatesnr SNR (db) [snr amp] simulatesnr(ntf,osr); plot(amp,snr,'b-^'); OSR32 Peak SNR is 85 db. Max. input is 3 dbfs. u Bandpass Simulation Example 8 th -order, f f s / Input Amplitude (dbfs) ECE Time (sample number) ECE

9 dbfs/nbw Example Bandpass Spectrum SNR OSR 64-2 NBW.8x 4 f s Normalized Frequency ( f s ) ECE ABCD: A State-Space Representation of the Loop Filter 2 inputs uk ( ) k ( ) n linear combinations of n + 2 inputs n states z z z x ( k) x 2 ( k) x 3 ( k) xk ( ) n n n 2 xk ( + ) Ax( k) + B uk ( ) k ( ) xk ( ) uk ( ) k ( ) linear combination output yk ( ) Cx( k) + D uk ( ) k ( ) n 2 ABCD n 2 AB CD ECE n Ex.: Cascade of Integrators Feedback (CIFB) Topology x ( k + ) x 2 ( k + ) x 3 ( k + ) yk ( ) x x 2 x z z z g z Recall: NTF zeros Loop Filter s poles. Loop Filter poles determined by A matrix. - - g x ( k) x 2 ( k) x 3 ( k) uk ( ) k ( ) ECE CIFB cont d: a i Control NTF & STF Poles a a 2 a 3 x ( k + ) x 2 ( k + ) x 3 ( k + ) yk ( ) x x 2 x z z z - a - a 2 - a 3 - x ( k) x 2 ( k) x 3 ( k) uk ( ) k ( ) ECE u b i Control STF Zeros b b 2 b 3 b 4 x x 2 x z z z a a 2 a 3 x ( k + ) x 2 ( k + ) x 3 ( k + ) yk ( ) b a b 2 a 2 b 3 a 3 b 4 x ( k) x 2 ( k) x 3 ( k) uk ( ) k ( ) ECE ABCD and the Toolbox simulatedsm simulates a modulator gien an ABCD description of its loop filter realizentf gies (unscaled) coefficients for any of the supported topologies stuffabcd produces an ABCD matrix gien the coefficients for one of the supported topologies mapabcd performs the inerse operation. scaleabcd does dynamic range scaling on any ABCD matrix calculatetf calculates the NTF and STF from ABCD seful for checking implementation of new topologies. ECE

10 Cascade (MASH) Modulators Put two (or more) modulators in series E Loop Filter + H E Loop Filter Digital Cancellation 2 H E + H 2 E 2 H 2 H H 2 E 2 The resulting NTF is the product of the indiidual NTFs Example: 2-2 Cascade se Two MOD2b: Hz ( ) z 3.25 z -.5 z z.5 z - 3-input, 2-output linear system.25 z - z ( z ) 2 ( z.5) 2 z 3 ( z.75) 8( z ) Hz ( ) ( z.75) ECE ECE PSD (dbfs/nbw) 5 Example MASH Spectra SNR 8 OSR 32 SNR 53 OSR 32 Improed noise-shaping 4dB/decade 4. A Continuous-Time Σ ADC Continuous- Time Analog Input Sampler Loop Filter CK DAC Coarse ADC Only ADC and DAC are clocked Digital Out 8dB/decade 5 NBW Normalized Frequency (f /f s ) ECE Loop filter implemented with continuous-time circuitry Sampling occurs after the loop filter ECE u c Example: MOD-CT Block Diagram CK DAC Schematic C u c R IDAC CK Inherent Anti-Aliasing Σ ADC with CT Loop Filter u c L c ( s) L c ( s) DAC Equialent system with DT feedback path Note: Input is a simple resistor, not a switched capacitor CT ADCs are easier to drie than DT ADCs u c L c ( s) L ( z) NTF( z) STF L c ( s)ntf( z) ECE ECE37 5-6

11 Example: MOD-CT Recall z STF e s ω s-plane s 2kπi z s MOD-CT Frequency Responses db 2 NTF z STF z s Pole-zero s ECE σ 3 4 uant. Noise Notch Inherent Anti-Aliasing Frequency (Hz) ECE Inherent AAF Summary STF L c ( s)ntf( z) STF contains the zeros of the NTF Any frequency which aliases to the passband is attenuated by at least as much as the quantization noise Anti-alias performance tracks modulator order. Also true for MASH systems. The effectie anti-alias filter is AAF() f STF ( f ) STF( f alias ) L c () f L c ( f alias ) ECE What You Learned Today And what the homework should solidify High-Order Σ Modulation NTF, SNR, instability, H, h 2 Feedback, Feedforward and Generic Σ Topologies NTF selection 3 Σ Toolbox Demos: NTF synthesis and simulation Examples: Lowpass and Bandpass, MASH ABCD: State-space representation 4 Continuous-Time Σ Inherent anti-aliasing ECE Homework #5 erify that with ABCD set to ABCD 2 simulatedsm is the same as your simulatemod2 from Homework #. One simulation is sufficient, just be sure to compare the internal states as well as the bit-stream output. 2 Obtain an NTF for MOD2b using synthesizentf with H 2.5, OSR 28 and opt. Plot the NTF s poles and zeros as well as its frequency response. Include those of MOD2. Compare MOD2b s SNR-s.-input-amplitude cure with MOD2 s using simulatesnr. ECE Construct the block diagram of a 4 th -order single-loop 9-leel Σ ADC employing the CRFB topology that achiees SNR > db at OSR 32 and erify it. Choose H such that the stable input range is maximized. Plot the SNR-ersus-amplitude cure and note the alue of u max. Compare with the h criterion. Realize your NTF with a CRFB-style modulator haing a single input feed-in. Ensure STF(dc). Do dynamic range scaling for u max dbfs and state maxima less than unity. You may use the Σ toolbox function scaleabcd. Plot the state maxima as functions of the input amplitude. Implement your block diagram with C/Matlab code and erify that your coded modulator behaes the same as your MATLAB modulator. ECE

12 4 erify that the following is a continuous-time implementation of MOD2 u c x c.5 (clocked) It is sufficient to erify that the sampled pulse response of the loop filter is the same as MOD2 s. z Show that the STF is s If this modulator is used at an oersampling ratio of 64, what is its minimum alias attenuation? c x 2c delay-free DAC ECE

Higher-Order Σ Modulators and the Σ Toolbox

Higher-Order Σ Modulators and the Σ Toolbox ECE37 Advanced Analog Circuits Higher-Order Σ Modulators and the Σ Toolbox Richard Schreier richard.schreier@analog.com NLCOTD: Dynamic Flip-Flop Standard CMOS version D CK Q Q Can the circuit be simplified?

More information

Higher-Order Modulators: MOD2 and MODN

Higher-Order Modulators: MOD2 and MODN ECE37 Advanced Analog Circuits Lecture 2 Higher-Order Modulators: MOD2 and MODN Richard Schreier richard.schreier@analog.com Trevor Caldwell trevor.caldwell@utoronto.ca Course Goals Deepen understanding

More information

Second and Higher-Order Delta-Sigma Modulators

Second and Higher-Order Delta-Sigma Modulators Second and Higher-Order Delta-Sigma Modulators MEAD March 28 Richard Schreier Richard.Schreier@analog.com ANALOG DEVICES Overview MOD2: The 2 nd -Order Modulator MOD2 from MOD NTF (predicted & actual)

More information

INTRODUCTION TO DELTA-SIGMA ADCS

INTRODUCTION TO DELTA-SIGMA ADCS ECE1371 Advanced Analog Circuits Lecture 1 INTRODUCTION TO DELTA-SIGMA ADCS Richard Schreier richard.schreier@analog.com Trevor Caldwell trevor.caldwell@utoronto.ca Course Goals Deepen understanding of

More information

INTRODUCTION TO DELTA-SIGMA ADCS

INTRODUCTION TO DELTA-SIGMA ADCS ECE37 Advanced Analog Circuits INTRODUCTION TO DELTA-SIGMA ADCS Richard Schreier richard.schreier@analog.com NLCOTD: Level Translator VDD > VDD2, e.g. 3-V logic? -V logic VDD < VDD2, e.g. -V logic? 3-V

More information

EXAMPLE DESIGN PART 2

EXAMPLE DESIGN PART 2 ECE37 Advanced Analog Circuits Lecture 3 EXAMPLE DESIGN PART 2 Richard Schreier richard.schreier@analog.com Trevor Caldwell trevor.caldwell@utoronto.ca Course Goals Deepen understanding of CMOS analog

More information

EXAMPLE DESIGN PART 1

EXAMPLE DESIGN PART 1 ECE37 Advanced Analog Circuits Lecture 3 EXAMPLE DESIGN PART Richard Schreier richard.schreier@analog.com Trevor Caldwell trevor.caldwell@utoronto.ca Course Goals Deepen understanding of CMOS analog circuit

More information

EXAMPLE DESIGN PART 2

EXAMPLE DESIGN PART 2 ECE37 Advanced Analog Circuits Lecture 4 EXAMPLE DESIGN PART 2 Richard Schreier richard.schreier@analog.com Trevor Caldwell trevor.caldwell@utoronto.ca Course Goals Deepen understanding of CMOS analog

More information

Oversampling Converters

Oversampling Converters Oversampling Converters David Johns and Ken Martin (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) slide 1 of 56 Motivation Popular approach for medium-to-low speed A/D and D/A applications requiring

More information

EXAMPLE DESIGN PART 1

EXAMPLE DESIGN PART 1 EE37 Advanced Analog ircuits Lecture 3 EXAMPLE DESIGN PART Richard Schreier richard.schreier@analog.com Trevor aldwell trevor.caldwell@utoronto.ca ourse Goals Deepen understanding of MOS analog circuit

More information

EXAMPLE DESIGN PART 1

EXAMPLE DESIGN PART 1 EE37 Advanced Analog ircuits Lecture EXAMPLE DESIGN PART Richard Schreier richard.schreier@analog.com Trevor aldwell trevor.caldwell@utoronto.ca ourse Goals Deepen understanding of MOS analog circuit design

More information

EXAMPLE DESIGN PART 1

EXAMPLE DESIGN PART 1 EE37 Advanced Analog ircuits Lecture EXAMPLE DESIGN PART Richard Schreier richard.schreier@analog.com Trevor aldwell trevor.caldwell@utoronto.ca ourse Goals Deepen understanding of MOS analog circuit design

More information

An Anti-Aliasing Multi-Rate Σ Modulator

An Anti-Aliasing Multi-Rate Σ Modulator An Anti-Aliasing Multi-Rate Σ Modulator Anthony Chan Carusone Depart. of Elec. and Comp. Eng. University of Toronto, Canada Franco Maloberti Department of Electronics University of Pavia, Italy May 6,

More information

Simulation, and Overload and Stability Analysis of Continuous Time Sigma Delta Modulator

Simulation, and Overload and Stability Analysis of Continuous Time Sigma Delta Modulator UNLV Theses, Dissertations, Professional Papers, and Capstones 1-1-014 Simulation, and Overload and Stability Analysis of Continuous Time Sigma Delta Modulator Kyung Kang University of Nevada, Las Vegas,

More information

Slide Set Data Converters. Digital Enhancement Techniques

Slide Set Data Converters. Digital Enhancement Techniques 0 Slide Set Data Converters Digital Enhancement Techniques Introduction Summary Error Measurement Trimming of Elements Foreground Calibration Background Calibration Dynamic Matching Decimation and Interpolation

More information

ELEN E4810: Digital Signal Processing Topic 11: Continuous Signals. 1. Sampling and Reconstruction 2. Quantization

ELEN E4810: Digital Signal Processing Topic 11: Continuous Signals. 1. Sampling and Reconstruction 2. Quantization ELEN E4810: Digital Signal Processing Topic 11: Continuous Signals 1. Sampling and Reconstruction 2. Quantization 1 1. Sampling & Reconstruction DSP must interact with an analog world: A to D D to A x(t)

More information

Low-Noise Sigma-Delta Capacitance-to-Digital Converter for Sub-pF Capacitive Sensors with Integrated Dielectric Loss Measurement

Low-Noise Sigma-Delta Capacitance-to-Digital Converter for Sub-pF Capacitive Sensors with Integrated Dielectric Loss Measurement Low-Noise Sigma-Delta Capacitance-to-Digital Converter for Sub-pF Capacitive Sensors with Integrated Dielectric Loss Measurement Markus Bingesser austriamicrosystems AG Rietstrasse 4, 864 Rapperswil, Switzerland

More information

DIGITAL SIGNAL PROCESSING UNIT III INFINITE IMPULSE RESPONSE DIGITAL FILTERS. 3.6 Design of Digital Filter using Digital to Digital

DIGITAL SIGNAL PROCESSING UNIT III INFINITE IMPULSE RESPONSE DIGITAL FILTERS. 3.6 Design of Digital Filter using Digital to Digital DIGITAL SIGNAL PROCESSING UNIT III INFINITE IMPULSE RESPONSE DIGITAL FILTERS Contents: 3.1 Introduction IIR Filters 3.2 Transformation Function Derivation 3.3 Review of Analog IIR Filters 3.3.1 Butterworth

More information

AN ABSTRACT OF THE THESIS OF

AN ABSTRACT OF THE THESIS OF AN ABSTRACT OF THE THESIS OF Madhulatha Bonu for the degree of Master of Science in Electrical and Computer Engineering presented on November 8, 006. Title: Noise Coupling Techniques in Multi-Cell Delta-Sigma

More information

Multirate signal processing

Multirate signal processing Multirate signal processing Discrete-time systems with different sampling rates at various parts of the system are called multirate systems. The need for such systems arises in many applications, including

More information

Lecture 10, ATIK. Data converters 3

Lecture 10, ATIK. Data converters 3 Lecture, ATIK Data converters 3 What did we do last time? A quick glance at sigma-delta modulators Understanding how the noise is shaped to higher frequencies DACs A case study of the current-steering

More information

Digital Signal Processing IIR Filter Design via Bilinear Transform

Digital Signal Processing IIR Filter Design via Bilinear Transform Digital Signal Processing IIR Filter Design via Bilinear Transform D. Richard Brown III D. Richard Brown III 1 / 12 Basic Procedure We assume here that we ve already decided to use an IIR filter. The basic

More information

Symbolic Dynamics of Digital Signal Processing Systems

Symbolic Dynamics of Digital Signal Processing Systems Symbolic Dynamics of Digital Signal Processing Systems Dr. Bingo Wing-Kuen Ling School of Engineering, University of Lincoln. Brayford Pool, Lincoln, Lincolnshire, LN6 7TS, United Kingdom. Email: wling@lincoln.ac.uk

More information

Optimum Ordering and Pole-Zero Pairing of the Cascade Form IIR. Digital Filter

Optimum Ordering and Pole-Zero Pairing of the Cascade Form IIR. Digital Filter Optimum Ordering and Pole-Zero Pairing of the Cascade Form IIR Digital Filter There are many possible cascade realiations of a higher order IIR transfer function obtained by different pole-ero pairings

More information

Homework Assignment 11

Homework Assignment 11 Homework Assignment Question State and then explain in 2 3 sentences, the advantage of switched capacitor filters compared to continuous-time active filters. (3 points) Continuous time filters use resistors

More information

Methods for analysis and control of. Lecture 6: Introduction to digital control

Methods for analysis and control of. Lecture 6: Introduction to digital control Methods for analysis and of Lecture 6: to digital O. Sename 1 1 Gipsa-lab, CNRS-INPG, FRANCE Olivier.Sename@gipsa-lab.inpg.fr www.lag.ensieg.inpg.fr/sename 6th May 2009 Outline Some interesting books:

More information

Analogue Filters Design and Simulation by Carsten Kristiansen Napier University. November 2004

Analogue Filters Design and Simulation by Carsten Kristiansen Napier University. November 2004 Analogue Filters Design and Simulation by Carsten Kristiansen Napier University November 2004 Title page Author: Carsten Kristiansen. Napier No: 04007712. Assignment title: Analogue Filters Design and

More information

Design of IIR filters

Design of IIR filters Design of IIR filters Standard methods of design of digital infinite impulse response (IIR) filters usually consist of three steps, namely: 1 design of a continuous-time (CT) prototype low-pass filter;

More information

E : Lecture 1 Introduction

E : Lecture 1 Introduction E85.2607: Lecture 1 Introduction 1 Administrivia 2 DSP review 3 Fun with Matlab E85.2607: Lecture 1 Introduction 2010-01-21 1 / 24 Course overview Advanced Digital Signal Theory Design, analysis, and implementation

More information

OPERATIONAL AMPLIFIER APPLICATIONS

OPERATIONAL AMPLIFIER APPLICATIONS OPERATIONAL AMPLIFIER APPLICATIONS 2.1 The Ideal Op Amp (Chapter 2.1) Amplifier Applications 2.2 The Inverting Configuration (Chapter 2.2) 2.3 The Non-inverting Configuration (Chapter 2.3) 2.4 Difference

More information

Signals and Systems. Lecture 11 Wednesday 22 nd November 2017 DR TANIA STATHAKI

Signals and Systems. Lecture 11 Wednesday 22 nd November 2017 DR TANIA STATHAKI Signals and Systems Lecture 11 Wednesday 22 nd November 2017 DR TANIA STATHAKI READER (ASSOCIATE PROFFESOR) IN SIGNAL PROCESSING IMPERIAL COLLEGE LONDON Effect on poles and zeros on frequency response

More information

Finite Word Length Effects and Quantisation Noise. Professors A G Constantinides & L R Arnaut

Finite Word Length Effects and Quantisation Noise. Professors A G Constantinides & L R Arnaut Finite Word Length Effects and Quantisation Noise 1 Finite Word Length Effects Finite register lengths and A/D converters cause errors at different levels: (i) input: Input quantisation (ii) system: Coefficient

More information

EE 508 Lecture 4. Filter Concepts/Terminology Basic Properties of Electrical Circuits

EE 508 Lecture 4. Filter Concepts/Terminology Basic Properties of Electrical Circuits EE 58 Lecture 4 Filter Concepts/Terminology Basic Properties of Electrical Circuits Review from Last Time Filter Design Process Establish Specifications - possibly T D (s) or H D (z) - magnitude and phase

More information

EE482: Digital Signal Processing Applications

EE482: Digital Signal Processing Applications Professor Brendan Morris, SEB 3216, brendan.morris@unlv.edu EE482: Digital Signal Processing Applications Spring 2014 TTh 14:30-15:45 CBC C222 Lecture 05 IIR Design 14/03/04 http://www.ee.unlv.edu/~b1morris/ee482/

More information

Automatique. A. Hably 1. Commande d un robot mobile. Automatique. A.Hably. Digital implementation

Automatique. A. Hably 1. Commande d un robot mobile. Automatique. A.Hably. Digital implementation A. Hably 1 1 Gipsa-lab, Grenoble-INP ahmad.hably@grenoble-inp.fr Commande d un robot mobile (Gipsa-lab (DA)) ASI 1 / 25 Outline 1 2 (Gipsa-lab (DA)) ASI 2 / 25 of controllers Signals must be sampled and

More information

Analog Digital Sampling & Discrete Time Discrete Values & Noise Digital-to-Analog Conversion Analog-to-Digital Conversion

Analog Digital Sampling & Discrete Time Discrete Values & Noise Digital-to-Analog Conversion Analog-to-Digital Conversion Analog Digital Sampling & Discrete Time Discrete Values & Noise Digital-to-Analog Conversion Analog-to-Digital Conversion 6.082 Fall 2006 Analog Digital, Slide Plan: Mixed Signal Architecture volts bits

More information

Analysis of Finite Wordlength Effects

Analysis of Finite Wordlength Effects Analysis of Finite Wordlength Effects Ideally, the system parameters along with the signal variables have infinite precision taing any value between and In practice, they can tae only discrete values within

More information

DESIGN MICROELECTRONICS ELCT 703 (W17) LECTURE 3: OP-AMP CMOS CIRCUIT. Dr. Eman Azab Assistant Professor Office: C

DESIGN MICROELECTRONICS ELCT 703 (W17) LECTURE 3: OP-AMP CMOS CIRCUIT. Dr. Eman Azab Assistant Professor Office: C MICROELECTRONICS ELCT 703 (W17) LECTURE 3: OP-AMP CMOS CIRCUIT DESIGN Dr. Eman Azab Assistant Professor Office: C3.315 E-mail: eman.azab@guc.edu.eg 1 TWO STAGE CMOS OP-AMP It consists of two stages: First

More information

A 74.9 db SNDR 1 MHz Bandwidth 0.9 mw Delta-Sigma Time-to-Digital Converter Using Charge Pump and SAR ADC

A 74.9 db SNDR 1 MHz Bandwidth 0.9 mw Delta-Sigma Time-to-Digital Converter Using Charge Pump and SAR ADC A 74.9 db SNDR 1 MHz Bandwidth 0.9 mw Delta-Sigma Time-to-Digital Converter Using Charge Pump and SAR ADC Anugerah Firdauzi, Zule Xu, Masaya Miyahara, and Akira Matsuzawa Tokyo Institute of Technology,

More information

Active Filter Design by Carsten Kristiansen Napier University. November 2004

Active Filter Design by Carsten Kristiansen Napier University. November 2004 by Carsten Kristiansen November 2004 Title page Author: Carsten Kristiansen. Napier No: 0400772. Assignment partner: Benjamin Grydehoej. Assignment title:. Education: Electronic and Computer Engineering.

More information

EEO 401 Digital Signal Processing Prof. Mark Fowler

EEO 401 Digital Signal Processing Prof. Mark Fowler EEO 401 Digital Signal Processing Pro. Mark Fowler Note Set #14 Practical A-to-D Converters and D-to-A Converters Reading Assignment: Sect. 6.3 o Proakis & Manolakis 1/19 The irst step was to see that

More information

EE 230 Lecture 40. Data Converters. Amplitude Quantization. Quantization Noise

EE 230 Lecture 40. Data Converters. Amplitude Quantization. Quantization Noise EE 230 Lecture 40 Data Converters Amplitude Quantization Quantization Noise Review from Last Time: Time Quantization Typical ADC Environment Review from Last Time: Time Quantization Analog Signal Reconstruction

More information

Sistemas de Aquisição de Dados. Mestrado Integrado em Eng. Física Tecnológica 2015/16 Aula 6-26 de Outubro

Sistemas de Aquisição de Dados. Mestrado Integrado em Eng. Física Tecnológica 2015/16 Aula 6-26 de Outubro Sistemas de Aquisição de Dados Mestrado Integrado em Eng. Física Tecnológica 2015/16 Aula 6-26 de Outubro Flash Decoder Thermometer code Wired NOR based decoder 2 Successive Approximation ADC (SAR) CONVERT

More information

An Efficient Bottom-Up Extraction Approach to Build the Behavioral Model of Switched-Capacitor. ΔΣ Modulator. Electronic Design Automation Laboratory

An Efficient Bottom-Up Extraction Approach to Build the Behavioral Model of Switched-Capacitor. ΔΣ Modulator. Electronic Design Automation Laboratory Electronic Design Automation Laboratory National Central University Department of Electrical Engineering, Taiwan ( R.O.C) An Efficient Bottom-Up Extraction Approach to Build the Behavioral Model of Switched-Capacitor

More information

Analysis of Discrete-Time Systems

Analysis of Discrete-Time Systems TU Berlin Discrete-Time Control Systems 1 Analysis of Discrete-Time Systems Overview Stability Sensitivity and Robustness Controllability, Reachability, Observability, and Detectabiliy TU Berlin Discrete-Time

More information

ESE319 Introduction to Microelectronics. Feedback Basics

ESE319 Introduction to Microelectronics. Feedback Basics Feedback Basics Stability Feedback concept Feedback in emitter follower One-pole feedback and root locus Frequency dependent feedback and root locus Gain and phase margins Conditions for closed loop stability

More information

SWITCHED CAPACITOR AMPLIFIERS

SWITCHED CAPACITOR AMPLIFIERS SWITCHED CAPACITOR AMPLIFIERS AO 0V 4. AO 0V 4.2 i Q AO 0V 4.3 Q AO 0V 4.4 Q i AO 0V 4.5 AO 0V 4.6 i Q AO 0V 4.7 Q AO 0V 4.8 i Q AO 0V 4.9 Simple amplifier First approach: A 0 = infinite. C : V C = V s

More information

Digital Signal Processing

Digital Signal Processing COMP ENG 4TL4: Digital Signal Processing Notes for Lecture #21 Friday, October 24, 2003 Types of causal FIR (generalized) linear-phase filters: Type I: Symmetric impulse response: with order M an even

More information

Filters and Tuned Amplifiers

Filters and Tuned Amplifiers Filters and Tuned Amplifiers Essential building block in many systems, particularly in communication and instrumentation systems Typically implemented in one of three technologies: passive LC filters,

More information

Effect of Clock Jitter Error on the Performance Degradation of Multi-bit Continuous-Time Σ Modulators With NRZ DAC

Effect of Clock Jitter Error on the Performance Degradation of Multi-bit Continuous-Time Σ Modulators With NRZ DAC Effect of Clock Jitter Error on the Performance Degradation of Multi-bit Continuous-Time Σ Modulators With NRZ R. Tortosa, J.M. de la Rosa, A. Rodríguez-Vázquez and F.V. Fernández Instituto de Microelectrónica

More information

Laplace Transform Analysis of Signals and Systems

Laplace Transform Analysis of Signals and Systems Laplace Transform Analysis of Signals and Systems Transfer Functions Transfer functions of CT systems can be found from analysis of Differential Equations Block Diagrams Circuit Diagrams 5/10/04 M. J.

More information

Lecture 7 Discrete Systems

Lecture 7 Discrete Systems Lecture 7 Discrete Systems EE 52: Instrumentation and Measurements Lecture Notes Update on November, 29 Aly El-Osery, Electrical Engineering Dept., New Mexico Tech 7. Contents The z-transform 2 Linear

More information

Massachusetts Institute of Technology Department of Electrical Engineering and Computer Science. Fall Solutions for Problem Set 2

Massachusetts Institute of Technology Department of Electrical Engineering and Computer Science. Fall Solutions for Problem Set 2 Massachusetts Institute of Technology Department of Electrical Engineering and Computer Science Issued: Tuesday, September 5. 6.: Discrete-Time Signal Processing Fall 5 Solutions for Problem Set Problem.

More information

Chapter 10 Feedback. PART C: Stability and Compensation

Chapter 10 Feedback. PART C: Stability and Compensation 1 Chapter 10 Feedback PART C: Stability and Compensation Example: Non-inverting Amplifier We are analyzing the two circuits (nmos diff pair or pmos diff pair) to realize this symbol: either of the circuits

More information

ECE503: Digital Signal Processing Lecture 6

ECE503: Digital Signal Processing Lecture 6 ECE503: Digital Signal Processing Lecture 6 D. Richard Brown III WPI 20-February-2012 WPI D. Richard Brown III 20-February-2012 1 / 28 Lecture 6 Topics 1. Filter structures overview 2. FIR filter structures

More information

Digital Signal Processing Lecture 8 - Filter Design - IIR

Digital Signal Processing Lecture 8 - Filter Design - IIR Digital Signal Processing - Filter Design - IIR Electrical Engineering and Computer Science University of Tennessee, Knoxville October 20, 2015 Overview 1 2 3 4 5 6 Roadmap Discrete-time signals and systems

More information

Discrete Time Signals and Switched Capacitor Circuits (rest of chapter , 10.2)

Discrete Time Signals and Switched Capacitor Circuits (rest of chapter , 10.2) Discrete Time Signals and Switched Capacitor Circuits (rest of chapter 9 + 0., 0.2) Tuesday 6th of February, 200, 9:5 :45 Snorre Aunet, sa@ifi.uio.no Nanoelectronics Group, Dept. of Informatics Office

More information

Slide Set Data Converters. High-Order, CT Σ Converters and Σ DAC

Slide Set Data Converters. High-Order, CT Σ Converters and Σ DAC 0 lide et Data Converters High-Order, CT Σ Converters and Σ DAC 1 NR Enhancement ummary High Order Noise haping Continuos-Time Σ Modulators Band-Pass Σ Modulators Oversampling DAC 2 NR Enhancement Many

More information

Optimum Ordering and Pole-Zero Pairing. Optimum Ordering and Pole-Zero Pairing Consider the scaled cascade structure shown below

Optimum Ordering and Pole-Zero Pairing. Optimum Ordering and Pole-Zero Pairing Consider the scaled cascade structure shown below Pole-Zero Pairing of the Cascade Form IIR Digital Filter There are many possible cascade realiations of a higher order IIR transfer function obtained by different pole-ero pairings and ordering Each one

More information

Switched-Capacitor Circuits David Johns and Ken Martin University of Toronto

Switched-Capacitor Circuits David Johns and Ken Martin University of Toronto Switched-Capacitor Circuits David Johns and Ken Martin University of Toronto (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) University of Toronto 1 of 60 Basic Building Blocks Opamps Ideal opamps usually

More information

Discrete Time Signals and Switched Capacitor Circuits (rest of chapter , 10.2)

Discrete Time Signals and Switched Capacitor Circuits (rest of chapter , 10.2) Discrete Time Signals and Switched Capacitor Circuits (rest of chapter 9 + 10.1, 10.2) Tuesday 16th of February, 2010, 0, 9:15 11:45 Snorre Aunet, sa@ifi.uio.no Nanoelectronics Group, Dept. of Informatics

More information

Pipelined multi step A/D converters

Pipelined multi step A/D converters Department of Electrical Engineering Indian Institute of Technology, Madras Chennai, 600036, India 04 Nov 2006 Motivation for multi step A/D conversion Flash converters: Area and power consumption increase

More information

Q. 1 Q. 25 carry one mark each.

Q. 1 Q. 25 carry one mark each. GATE 5 SET- ELECTRONICS AND COMMUNICATION ENGINEERING - EC Q. Q. 5 carry one mark each. Q. The bilateral Laplace transform of a function is if a t b f() t = otherwise (A) a b s (B) s e ( a b) s (C) e as

More information

EECE 301 Signals & Systems Prof. Mark Fowler

EECE 301 Signals & Systems Prof. Mark Fowler EECE 3 Signals & Systems Prof. ark Fowler Note Set #28 D-T Systems: DT Filters Ideal & Practical /4 Ideal D-T Filters Just as in the CT case we can specify filters. We looked at the ideal filter for the

More information

Design IIR Filters Using Cascaded Biquads

Design IIR Filters Using Cascaded Biquads Design IIR Filters Using Cascaded Biquads This article shows how to implement a Butterworth IIR lowpass filter as a cascade of second-order IIR filters, or biquads. We ll derive how to calculate the coefficients

More information

DSP Design Lecture 2. Fredrik Edman.

DSP Design Lecture 2. Fredrik Edman. DSP Design Lecture Number representation, scaling, quantization and round-off Noise Fredrik Edman fredrik.edman@eit.lth.se Representation of Numbers Numbers is a way to use symbols to describe and model

More information

Filter Analysis and Design

Filter Analysis and Design Filter Analysis and Design Butterworth Filters Butterworth filters have a transfer function whose squared magnitude has the form H a ( jω ) 2 = 1 ( ) 2n. 1+ ω / ω c * M. J. Roberts - All Rights Reserved

More information

Analysis of Discrete-Time Systems

Analysis of Discrete-Time Systems TU Berlin Discrete-Time Control Systems TU Berlin Discrete-Time Control Systems 2 Stability Definitions We define stability first with respect to changes in the initial conditions Analysis of Discrete-Time

More information

DHANALAKSHMI COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING EC2314- DIGITAL SIGNAL PROCESSING UNIT I INTRODUCTION PART A

DHANALAKSHMI COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING EC2314- DIGITAL SIGNAL PROCESSING UNIT I INTRODUCTION PART A DHANALAKSHMI COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING EC2314- DIGITAL SIGNAL PROCESSING UNIT I INTRODUCTION PART A Classification of systems : Continuous and Discrete

More information

EE247 Lecture 16. Serial Charge Redistribution DAC

EE247 Lecture 16. Serial Charge Redistribution DAC EE47 Lecture 16 D/A Converters D/A examples Serial charge redistribution DAC Practical aspects of current-switch DACs Segmented current-switch DACs DAC self calibration techniques Current copiers Dynamic

More information

EE123 Digital Signal Processing

EE123 Digital Signal Processing EE123 Digital Signal Processing Lecture 19 Practical ADC/DAC Ideal Anti-Aliasing ADC A/D x c (t) Analog Anti-Aliasing Filter HLP(jΩ) sampler t = nt x[n] =x c (nt ) Quantizer 1 X c (j ) and s < 2 1 T X

More information

Roundoff Noise in Digital Feedback Control Systems

Roundoff Noise in Digital Feedback Control Systems Chapter 7 Roundoff Noise in Digital Feedback Control Systems Digital control systems are generally feedback systems. Within their feedback loops are parts that are analog and parts that are digital. At

More information

Chapter 7: IIR Filter Design Techniques

Chapter 7: IIR Filter Design Techniques IUST-EE Chapter 7: IIR Filter Design Techniques Contents Performance Specifications Pole-Zero Placement Method Impulse Invariant Method Bilinear Transformation Classical Analog Filters DSP-Shokouhi Advantages

More information

Speaker: Arthur Williams Chief Scientist Telebyte Inc. Thursday November 20 th 2008 INTRODUCTION TO ACTIVE AND PASSIVE ANALOG

Speaker: Arthur Williams Chief Scientist Telebyte Inc. Thursday November 20 th 2008 INTRODUCTION TO ACTIVE AND PASSIVE ANALOG INTRODUCTION TO ACTIVE AND PASSIVE ANALOG FILTER DESIGN INCLUDING SOME INTERESTING AND UNIQUE CONFIGURATIONS Speaker: Arthur Williams Chief Scientist Telebyte Inc. Thursday November 20 th 2008 TOPICS Introduction

More information

Stability Condition in Terms of the Pole Locations

Stability Condition in Terms of the Pole Locations Stability Condition in Terms of the Pole Locations A causal LTI digital filter is BIBO stable if and only if its impulse response h[n] is absolutely summable, i.e., 1 = S h [ n] < n= We now develop a stability

More information

Feedback design for the Buck Converter

Feedback design for the Buck Converter Feedback design for the Buck Converter Portland State University Department of Electrical and Computer Engineering Portland, Oregon, USA December 30, 2009 Abstract In this paper we explore two compensation

More information

EE 521: Instrumentation and Measurements

EE 521: Instrumentation and Measurements Aly El-Osery Electrical Engineering Department, New Mexico Tech Socorro, New Mexico, USA November 1, 2009 1 / 27 1 The z-transform 2 Linear Time-Invariant System 3 Filter Design IIR Filters FIR Filters

More information

REAL TIME DIGITAL SIGNAL PROCESSING

REAL TIME DIGITAL SIGNAL PROCESSING REAL TIME DIGITAL SIGNAL PROCESSING www.electron.frba.utn.edu.ar/dplab Digital Filters FIR and IIR. Design parameters. Implementation types. Constraints. Filters: General classification Filters: General

More information

Cast of Characters. Some Symbols, Functions, and Variables Used in the Book

Cast of Characters. Some Symbols, Functions, and Variables Used in the Book Page 1 of 6 Cast of Characters Some s, Functions, and Variables Used in the Book Digital Signal Processing and the Microcontroller by Dale Grover and John R. Deller ISBN 0-13-081348-6 Prentice Hall, 1998

More information

Optimal design of discrete-time delta sigma modulators

Optimal design of discrete-time delta sigma modulators UNLV Theses, Dissertations, Professional Papers, and Capstones 2009 Optimal design of discrete-time delta sigma modulators Matthew Edward Jackson University of Nevada Las Vegas Follow this and additional

More information

E2.5 Signals & Linear Systems. Tutorial Sheet 1 Introduction to Signals & Systems (Lectures 1 & 2)

E2.5 Signals & Linear Systems. Tutorial Sheet 1 Introduction to Signals & Systems (Lectures 1 & 2) E.5 Signals & Linear Systems Tutorial Sheet 1 Introduction to Signals & Systems (Lectures 1 & ) 1. Sketch each of the following continuous-time signals, specify if the signal is periodic/non-periodic,

More information

Sensors. Chapter Signal Conditioning

Sensors. Chapter Signal Conditioning Chapter 2 Sensors his chapter, yet to be written, gives an overview of sensor technology with emphasis on how to model sensors. 2. Signal Conditioning Sensors convert physical measurements into data. Invariably,

More information

Lecture 7, ATIK. Continuous-time filters 2 Discrete-time filters

Lecture 7, ATIK. Continuous-time filters 2 Discrete-time filters Lecture 7, ATIK Continuous-time filters 2 Discrete-time filters What did we do last time? Switched capacitor circuits with nonideal effects in mind What should we look out for? What is the impact on system

More information

Distortion Analysis T

Distortion Analysis T EE 435 Lecture 32 Spectral Performance Windowing Spectral Performance of Data Converters - Time Quantization - Amplitude Quantization Quantization Noise . Review from last lecture. Distortion Analysis

More information

CITY UNIVERSITY LONDON. MSc in Information Engineering DIGITAL SIGNAL PROCESSING EPM746

CITY UNIVERSITY LONDON. MSc in Information Engineering DIGITAL SIGNAL PROCESSING EPM746 No: CITY UNIVERSITY LONDON MSc in Information Engineering DIGITAL SIGNAL PROCESSING EPM746 Date: 19 May 2004 Time: 09:00-11:00 Attempt Three out of FIVE questions, at least One question from PART B PART

More information

Input and Output Impedances with Feedback

Input and Output Impedances with Feedback EE 3 Lecture Basic Feedback Configurations Generalized Feedback Schemes Integrators Differentiators First-order active filters Second-order active filters Review from Last Time Input and Output Impedances

More information

UNIVERSITY OF OSLO. Faculty of mathematics and natural sciences. Forslag til fasit, versjon-01: Problem 1 Signals and systems.

UNIVERSITY OF OSLO. Faculty of mathematics and natural sciences. Forslag til fasit, versjon-01: Problem 1 Signals and systems. UNIVERSITY OF OSLO Faculty of mathematics and natural sciences Examination in INF3470/4470 Digital signal processing Day of examination: December 1th, 016 Examination hours: 14:30 18.30 This problem set

More information

Digital Signal Processing Lecture 9 - Design of Digital Filters - FIR

Digital Signal Processing Lecture 9 - Design of Digital Filters - FIR Digital Signal Processing - Design of Digital Filters - FIR Electrical Engineering and Computer Science University of Tennessee, Knoxville November 3, 2015 Overview 1 2 3 4 Roadmap Introduction Discrete-time

More information

ELEG 305: Digital Signal Processing

ELEG 305: Digital Signal Processing ELEG 305: Digital Signal Processing Lecture : Design of Digital IIR Filters (Part I) Kenneth E. Barner Department of Electrical and Computer Engineering University of Delaware Fall 008 K. E. Barner (Univ.

More information

Ch. 7: Z-transform Reading

Ch. 7: Z-transform Reading c J. Fessler, June 9, 3, 6:3 (student version) 7. Ch. 7: Z-transform Definition Properties linearity / superposition time shift convolution: y[n] =h[n] x[n] Y (z) =H(z) X(z) Inverse z-transform by coefficient

More information

SAMPLE SOLUTION TO EXAM in MAS501 Control Systems 2 Autumn 2015

SAMPLE SOLUTION TO EXAM in MAS501 Control Systems 2 Autumn 2015 FACULTY OF ENGINEERING AND SCIENCE SAMPLE SOLUTION TO EXAM in MAS501 Control Systems 2 Autumn 2015 Lecturer: Michael Ruderman Problem 1: Frequency-domain analysis and control design (15 pt) Given is a

More information

CMPT 889: Lecture 3 Fundamentals of Digital Audio, Discrete-Time Signals

CMPT 889: Lecture 3 Fundamentals of Digital Audio, Discrete-Time Signals CMPT 889: Lecture 3 Fundamentals of Digital Audio, Discrete-Time Signals Tamara Smyth, tamaras@cs.sfu.ca School of Computing Science, Simon Fraser University October 6, 2005 1 Sound Sound waves are longitudinal

More information

Multi-bit Cascade ΣΔ Modulator for High-Speed A/D Conversion with Reduced Sensitivity to DAC Errors

Multi-bit Cascade ΣΔ Modulator for High-Speed A/D Conversion with Reduced Sensitivity to DAC Errors Multi-bit Cascade ΣΔ Modulator for High-Speed A/D Conversion with Reduced Sensitivity to DAC Errors Indexing terms: Multi-bit ΣΔ Modulators, High-speed, high-resolution A/D conversion. This paper presents

More information

VALLIAMMAI ENGINEERING COLLEGE. SRM Nagar, Kattankulathur DEPARTMENT OF INFORMATION TECHNOLOGY. Academic Year

VALLIAMMAI ENGINEERING COLLEGE. SRM Nagar, Kattankulathur DEPARTMENT OF INFORMATION TECHNOLOGY. Academic Year VALLIAMMAI ENGINEERING COLLEGE SRM Nagar, Kattankulathur- 603 203 DEPARTMENT OF INFORMATION TECHNOLOGY Academic Year 2016-2017 QUESTION BANK-ODD SEMESTER NAME OF THE SUBJECT SUBJECT CODE SEMESTER YEAR

More information

Chapter 1 Fundamental Concepts

Chapter 1 Fundamental Concepts Chapter 1 Fundamental Concepts Signals A signal is a pattern of variation of a physical quantity as a function of time, space, distance, position, temperature, pressure, etc. These quantities are usually

More information

ESE319 Introduction to Microelectronics. Feedback Basics

ESE319 Introduction to Microelectronics. Feedback Basics Feedback Basics Feedback concept Feedback in emitter follower Stability One-pole feedback and root locus Frequency dependent feedback and root locus Gain and phase margins Conditions for closed loop stability

More information

Control Systems Lab - SC4070 Control techniques

Control Systems Lab - SC4070 Control techniques Control Systems Lab - SC4070 Control techniques Dr. Manuel Mazo Jr. Delft Center for Systems and Control (TU Delft) m.mazo@tudelft.nl Tel.:015-2788131 TU Delft, February 16, 2015 (slides modified from

More information

Numbering Systems. Computational Platforms. Scaling and Round-off Noise. Special Purpose. here that is dedicated architecture

Numbering Systems. Computational Platforms. Scaling and Round-off Noise. Special Purpose. here that is dedicated architecture Computational Platforms Numbering Systems Basic Building Blocks Scaling and Round-off Noise Computational Platforms Viktor Öwall viktor.owall@eit.lth.seowall@eit lth Standard Processors or Special Purpose

More information

Digital Control Systems

Digital Control Systems Digital Control Systems Lecture Summary #4 This summary discussed some graphical methods their use to determine the stability the stability margins of closed loop systems. A. Nyquist criterion Nyquist

More information

10/8/2015. Control Design. Pole-placement by state-space methods. Process to be controlled. State controller

10/8/2015. Control Design. Pole-placement by state-space methods. Process to be controlled. State controller Pole-placement by state-space methods Control Design To be considered in controller design * Compensate the effect of load disturbances * Reduce the effect of measurement noise * Setpoint following (target

More information