Numbering Systems. Computational Platforms. Scaling and Round-off Noise. Special Purpose. here that is dedicated architecture
|
|
- Miranda Doyle
- 5 years ago
- Views:
Transcription
1 Computational Platforms Numbering Systems Basic Building Blocks Scaling and Round-off Noise Computational Platforms Viktor Öwall lth Standard Processors or Special Purpose Special Purpose here that is dedicated architecture Standard Processor Algorithm Special Purpose An architecture is developed to fulfill special requirements, could be hardware mapped time-multiplexed μ processor or DSP Programable/Flexible Short design time/ttm Low price? Dedicated architecture High calculation capacity Low power consumption Low price at volume What is volume? the architecture can then be implemented on either FPGA ASIC
2 4 4 X Operand X Registers Y Y ALU Shifter Accumulators A (56) B (56) 56 Fixed point DSP Motorola DSP56x Standard DSPs are MAC (Multiply-Accumulate) based and usually have single cycle multiplier, may be pipelined 56 Double wordlength out, 4 4 altenative is mult with reduced wordlength output, e.g Shifter/ Limiter 4 4 guard bits scaling Architectural options OTS (Off The Shelf) processors Programmable microprocessors or DSP Based on generic computational units, for DSPs usually MAC Prefabbed or IP cores Time-multiplexed application specific processors Several algorithmic operations performed on same hardware unit Trades reduced HW for longer computation time Hardware mapped architectures One (or more) hardware unit per algorithmic operation High HW cost and high throughput Hardware Implementation Techniques Hardware Solution Design for FPGA or ASIC Hardware description language, e.g. VHDL, or Verilog Simulation FPGA Full Custom Cell library Synthesis P&R Field Programmable Gate Arrays Already fabricated silicon Full Custom Fabrication necessary Configuration Post-layout sim. Reconfigurable Fast Turn Around Prototyping High Calculation Capacity High Utilization Low Power Low Price at Volume Fabrication
3 Preprocessed array that can be programmed, e.g. VHDL/Verilog Block RAM BANK BANK Heterogeneous Programmable Platforms FPGA Fabric BAN NK 7 BAN NK IOB Embedded PowerPc Embedded memories CLB Hardwired multipliers BANK 6 BANK Routing Xilinx Vertex-II Pro Timing BANK 5 BANK 4 High-speed I/O Courtesy Xilinx We will discuss this again at the end of the course. Number Representation
4 Floating vs. Fixed point In floating point a value is represented by mantissa determining the resolution/precision o ec s o e m b exponent determining the dynamic range In fixed point we only have a single value Floating point gives higher dynamic range but the cost is high in energy area calculation time For energy efficient implementations fixed point is preferred Binary numbers, unsigned integers MSB LSB Most Significant Bit Least Significant Bit () Nbits () () () N ord (4) (5) (6) (7) Dynamic range and Resolution Nr. of Nr. of Resolution Dynamic Range bits levelsl V fs.5v V LSB V.5V 8 56 mv 8V 496.mV 8V μV 4V How do we use the bits? Depends on the application! Unsigned Number Representation Fixed radix (base) systems The digits a {,,,... r } in a radix r system: l i r ai i k r k a k l k r a k r a r a r a r a l described in a fixed point positional number system: ai ai aa. a a l Fractional part
5 Example: Unsigned Number l i ai { a {,,,... 9} in radix } i k k a k l k + ak a+ a+ a a l Example: Unsigned Number l i a i { a {,} in radix } i k k a k l k + ai a+ a+ a a l l i ai { a {,} in radix } i k k k l a k + a i a + a + a a l. 4 i + i + i + i + i + i + i + i Signed Digit Number Representation The digits a { α,, r α } in a radix r system: l i r ak i k Example Radix : a { 4,,, 4, 5} ( 5) (. 5) Signed Number Representation Sign Magnitude One s Complement Two s Complement
6 Signed Magnitude Unsigned numbers with a sign-bit One s Complement Signed numbers by inverting (Complement) - - Two Zeros - Two Zeros - Signed Magnitude - + Low Power? + Easy to convert to Negative One's - Complement Easy to convert to Negative Two s Complement Most widely used fixed point numbering system Complement + LSB - - Two's Complement Easy Addition - Not so easy to convert to Neg. Two s Complement The digits a {,} in a radix system: l k a i k + ai i k k a k l k a k a a a a l described in a fixed point positional number system: a k a k a a. a a l Sign Bit Fractional part
7 Example: s complement Sign Extension in Two s Complement. 4 i + i + i + i + i + i + i + i If nothing else said we assume numbers x < k a k k + a k a + a ka k k k a + k + ak a + a k+ a k k k k + ak a k ak a a Example: h The Wordlength, i.e. nr of bits D D D h h UMTS-filter float h Every extra bit costs energy/power delay area the wordlength has to be reduced 7bits The Wordlength, i.e. nr of bits h D D D h h The output of adder output needs an extra bit to be sure of no overflow, e.g. decimal: + 4 binary: + h multiplier MxN bits M+N bits for full precision sometimes M+N- Precision has to be limited
8 Basic Building Blocks D D D h h h h Basic Building Blocks In the FIR filter adders multipliers registers in other algrithms also: shift, minus, division,... left shift is multiply by right shift is a dived by but is low complexity! Comparing Basic Building Blocks High Complexity Divider Generic Multiplier Fixed Multiplier Adder/Subtarct a a a a b b b b a a a a b b b b a a a a b b b b a a a a b b b b a a a a b b b b Scaling and Round-off Noise Shifter Low a a a a b b b b s s s s p 6 p 5 p 4 p p p p
9 Two Types Quantization Coefficient Quantization Non-Ideal Transfer Function Compare to analog component variations Signal Quantization Round-off Noise Limit Cycles Round-off Noise Quantization Affect the output as a random disturbance Limit Cycle Oscillations Undesired periodic components Due to non-linear behavior in the feedback (rounding or overflow) Quantization Analysis Using real rounding, truncation, and overflow Give exact result Tricky - need integer representation Using noise models Floating point representation can still be used Suitable for Matlab, C/C++... Rounding Truncation Rounding/Truncation is always there! Especially necessary in recursive systems Q Without t quantization - infinite it wordlength Multiplication n+m output bits Addition n+ output bits
10 Level X+ Truncation and Rounding Level X+ Truncation Rounding Truncation Rounding No energy added to the system Often used in recursive algorithms Truncation towards zero Level X Level X Truncation Rounding All values approximated Values approximated in the same direction up or down Max error LSB Max error / LSB DC error All values goes towards -infinity Rounded to even Add LSB before truncation if negative Scaling Example Where Scaling is Needed Adjust signal range to fit the hardware Unchanged transfer function (Scaled coefficients might move the pole-zeros) u(n) -.5 u(n) un ( ) ± 4 Trade-off Scale up to reduce roundoff noise Scale down to avoid overflow But you loose precision! Overflow
11 f(n) f(n) Scaling Safe scaling if β i β β f ( i) Where f(i) is the unit sample response Example: Safe Scaling 7 xn ( ) and ( n ) 7 y give safe scaling β i f(i) h(n) / Increased roundoff noise Internal scaling might improve 7/ (Linear phase FIR. Note the strength reduction) Example: Safe Scaling β 5 i i f(i) i (. ) (. ) (. ) (. ) Geometric series Scaling Safe scaling is pessimistic Alternative is scaling with β i ( f ( i ) ) In practice: Scaling with β ±n Easy to do - a shift u(n) u(n) Increased internal wordlength an alternative Original filter with overflow.5
12 Pacemaker example The Electrocardiogram (EGM) time [ms] The Interfered signal Filtering Performance.5 ) EGM + Interference from AC hand drill db SNR T() time, [ms] Output of the GLRT and threshold EGM with added interference
13 Wavelet Filterbank Bit-optimization Signals have been monitored to determine the upper bound of the wordlength Comparison of worst-case wordlength and implemented wordlength at the wavelet output: F ( z) + z + z + z G ( ) b z + z y y y y 4 y 5 y 6 N wc N+6 N+7 N+ N+ N+4 N+5 N Imp N+ N+ N+ N+ N+ N+ Example: Internal Scaling VHDL bit-level simulation 4-point FFT Compared with Matlab floating-point simulation Optimized internal scaling A 6-point Radix- FFT W W 4 W Basic Butterfly unit W Data In Radix Radix Radix Radix Radix Data Out W 6 W W 8 W 4 Counter Stage 5 Stage 4 Stage Stage Stage W W W W W W 4 Clock W 4 White noise input Source: Fredrik Kristensen W 5 W W 6 W 7 W W 4 W W 6 W 4
14 Example: Internal Scaling VHDL bit-level simulation 4-point FFT Compared with Matlab floating-point simulation Optimized internal scaling 8-bits -bits -bits 4-bits 4-bits -bits Radix Radix Radix Radix Radix Data In Data Out Limit Cycles Counter Stage 5 Stage 4 Stage Stage Stage Clock White noise input Source: Fredrik Kristensen Limit Cycles Example: zero input oscillations in nd order IIR Q b Limit Cycles Zero Input Example: zero input oscillations Rounding after multiplication X(n) Q b Truncation after multiplication b.9565; b Source: Lars Wanhammar, DSP Integrated circuits
15 Limit Cycles y Limit Cycles y Poles close to the unity circle Changing the precision move the poles! Matlab: zplane(,[ ]).8 Poles close to the unity circle. Matlab: zplane(,[ ]) Very difficult problem Real Part zplane(,[ ]) Imaginary Part Often not accepted in audio.4 Imaginary P Part Zero input oscillations Imaginary Part In I general, l no solutions l ti for f structures t t Can be limited by increased internal wordlength -.5 Real Part Can in some nd order structures be eliminated by pole positioning nd > nd order Real Part.5 order Wave Digital Filters are free from parasitic oscillations From Adder Saturation Arithmetic O Overflow fl Oscillations O ill ti C out-msb NOF C in-msb POF Cout-msb -bit two s complement sum Oscillations are limited by saturation Cin-msb Signbit Correct sum Saturated Output -bit saturated sum Correct sum Overflow if Cout-msb differs from Cin-msb Overflow change the sign
16 Limit Cycles y due to overflow Limit cycles due to overflow Lab Example Zero Input 5 Wrap around Amplitud de Two s Complement Arithmetic input unquantized output quantized output Lab Example 5 input unquantized output quantized output Time 6 7 S t Saturation ti 8 9 Amplitude Saturated Arithmetic Time Source: Lars Wanhammar, DSP Integrated circuits Limit cycles due to overflow Lab Example 5 input unquantized output quantized output Wrap around Amplitud de Lab Example 5 Simple Noise Analysis input unquantized output quantized output Time 6 7 S t Saturation ti 8 9 Amplitude Time
17 Scaling and White Noise Input β δ i β f (), i Safe scaling f (), i possible overflow i ( ) unit sample response, ( ) Variance white noise input i f i f i 5 bits Q 8 bits u(n) a 8 bits Rounding e(n) u(n) Model a Safe scaling but not guaranteed δ sets the probability for an overflow Typically y one overflow every 6 sample is accepted in audio [Wanhammar] u(n) 5 bits Q 8 bits a 8 bits Rounding u(n) ( ) u n e(n) en ( ) u n un ( ) ( ) Model Modeled with added noise as an input error a Roundoff Noise If the quantization error probability is uniformly distributed in the interval Δ Δ ( W ) en ( ) where Δ W is the number of bits after the rounding Δ P e (e) ½ LSB Δ Δ e
18 Roundoff Noise Δ / Variance E[ ( e e ) ] ( e e ) Pe ( e) de [ e ] Δ / Mean value e E[( en )] Δ / Δ / e Δ /8 Δ /8 Δ W e de Δ Δ / Δ Δ Δ / Δ P e (e) ½ LSB Δ Δ e Example: Roundoff Noise In the case of rounding (mean) the variance and the average power are the same, i.e. if a value is rounded the quantization noise becomes: σ e W If we scale down one bit: ( W ) W 4 σ e Signal to Noise Ratio (SNR) One extra bit reduces quantization error by a factor 4 Signal to Noise Ratio (SNR) Signal power (variance) 4σ SNR log e 6. σ e db SNR σ x log σ W σ e x log x Good to remember: 6 db increase in SNR per bit Roundoff error power (variance)
19 Signal to Noise Ratio (SNR) Example: Full scale sinus wave rounded to 8 bits A SNR log 5 db; - A 8 Roundoff Noise: Addition E [( e + e ) ] E [ e + e e + e ] E [ e ] + E[ e e ] + E[ e ] zero if e (n) u and u independent u (n) u (n) + E e E [ e ] + [ ] e (n) Example: Roundoff Noise Example: SNR First order IIR-filter, the variance is: Example: Full scale sinus, rounded to 8 bits in IIR a σ σ σ a a..σ e f () i ( ( ) ( ) ( ) ) i e + a + a + a e e a.5.σ e a σ u(n) e a i σ e f ( i ) σ No feedback a.998 a SNR ( e 5 σ e u(n) 5dB e(n) SNR db Narrow band filter e(n)
DSP Design Lecture 2. Fredrik Edman.
DSP Design Lecture Number representation, scaling, quantization and round-off Noise Fredrik Edman fredrik.edman@eit.lth.se Representation of Numbers Numbers is a way to use symbols to describe and model
More informationUNIT V FINITE WORD LENGTH EFFECTS IN DIGITAL FILTERS PART A 1. Define 1 s complement form? In 1,s complement form the positive number is represented as in the sign magnitude form. To obtain the negative
More informationReduced-Area Constant-Coefficient and Multiple-Constant Multipliers for Xilinx FPGAs with 6-Input LUTs
Article Reduced-Area Constant-Coefficient and Multiple-Constant Multipliers for Xilinx FPGAs with 6-Input LUTs E. George Walters III Department of Electrical and Computer Engineering, Penn State Erie,
More informationDSP Configurations. responded with: thus the system function for this filter would be
DSP Configurations In this lecture we discuss the different physical (or software) configurations that can be used to actually realize or implement DSP functions. Recall that the general form of a DSP
More informationAnalysis of Finite Wordlength Effects
Analysis of Finite Wordlength Effects Ideally, the system parameters along with the signal variables have infinite precision taing any value between and In practice, they can tae only discrete values within
More informationNumbering Systems Basic Building Blocks Scaling and Round-off Noise. Number Representation. Floating vs. Fixed point. DSP Design.
Numbring Systms Basic Building Blocks Scaling and Round-off Nois Numbr Rprsntation Viktor Öwall viktor.owall@it.lth.s Floating vs. Fixd point In floating point a valu is rprsntd by mantissa dtrmining th
More informationPractical Considerations in Fixed-Point FIR Filter Implementations
1 15) Randy Yates 11 Sep 2010 s i g n a l p r oc e s s i n g s ys t e m s s http://www.digitalsignallabs.com Typeset using L A TEX 2ε 2 15) Contents 1 Introduction 3 1.1 Motivation.............................................................
More informationREAL TIME DIGITAL SIGNAL PROCESSING
REAL TIME DIGITAL SIGNAL PROCESSING www.electron.frba.utn.edu.ar/dplab Digital Filters FIR and IIR. Design parameters. Implementation types. Constraints. Filters: General classification Filters: General
More informationNCU EE -- DSP VLSI Design. Tsung-Han Tsai 1
NCU EE -- DSP VLSI Design. Tsung-Han Tsai 1 Multi-processor vs. Multi-computer architecture µp vs. DSP RISC vs. DSP RISC Reduced-instruction-set Register-to-register operation Higher throughput by using
More informationDFT & Fast Fourier Transform PART-A. 7. Calculate the number of multiplications needed in the calculation of DFT and FFT with 64 point sequence.
SHRI ANGALAMMAN COLLEGE OF ENGINEERING & TECHNOLOGY (An ISO 9001:2008 Certified Institution) SIRUGANOOR,TRICHY-621105. DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING UNIT I DFT & Fast Fourier
More informationImplementation Of Digital Fir Filter Using Improved Table Look Up Scheme For Residue Number System
Implementation Of Digital Fir Filter Using Improved Table Look Up Scheme For Residue Number System G.Suresh, G.Indira Devi, P.Pavankumar Abstract The use of the improved table look up Residue Number System
More informationECE4270 Fundamentals of DSP Lecture 20. Fixed-Point Arithmetic in FIR and IIR Filters (part I) Overview of Lecture. Overflow. FIR Digital Filter
ECE4270 Fundamentals of DSP Lecture 20 Fixed-Point Arithmetic in FIR and IIR Filters (part I) School of ECE Center for Signal and Information Processing Georgia Institute of Technology Overview of Lecture
More informationHardware Design I Chap. 4 Representative combinational logic
Hardware Design I Chap. 4 Representative combinational logic E-mail: shimada@is.naist.jp Already optimized circuits There are many optimized circuits which are well used You can reduce your design workload
More informationDetermining Appropriate Precisions for Signals in Fixed-Point IIR Filters
38.3 Determining Appropriate Precisions for Signals in Fixed-Point IIR Filters Joan Carletta Akron, OH 4435-3904 + 330 97-5993 Robert Veillette Akron, OH 4435-3904 + 330 97-5403 Frederick Krach Akron,
More informationCS 140 Lecture 14 Standard Combinational Modules
CS 14 Lecture 14 Standard Combinational Modules Professor CK Cheng CSE Dept. UC San Diego Some slides from Harris and Harris 1 Part III. Standard Modules A. Interconnect B. Operators. Adders Multiplier
More informationVel Tech High Tech Dr.Ranagarajan Dr.Sakunthala Engineering College Department of ECE
Subject Code: EC6502 Course Code:C302 Course Name: PRINCIPLES OF DIGITAL SIGNAL PROCESSING L-3 : T-1 : P-0 : Credits 4 COURSE OBJECTIVES: 1. To learn discrete Fourier transform and its properties 2. To
More informationBinary Multipliers. Reading: Study Chapter 3. The key trick of multiplication is memorizing a digit-to-digit table Everything else was just adding
Binary Multipliers The key trick of multiplication is memorizing a digit-to-digit table Everything else was just adding 2 3 4 5 6 7 8 9 2 3 4 5 6 7 8 9 2 2 4 6 8 2 4 6 8 3 3 6 9 2 5 8 2 24 27 4 4 8 2 6
More informationData Converter Fundamentals
Data Converter Fundamentals David Johns and Ken Martin (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) slide 1 of 33 Introduction Two main types of converters Nyquist-Rate Converters Generate output
More informationALU (3) - Division Algorithms
HUMBOLDT-UNIVERSITÄT ZU BERLIN INSTITUT FÜR INFORMATIK Lecture 12 ALU (3) - Division Algorithms Sommersemester 2002 Leitung: Prof. Dr. Miroslaw Malek www.informatik.hu-berlin.de/rok/ca CA - XII - ALU(3)
More information9. Datapath Design. Jacob Abraham. Department of Electrical and Computer Engineering The University of Texas at Austin VLSI Design Fall 2017
9. Datapath Design Jacob Abraham Department of Electrical and Computer Engineering The University of Texas at Austin VLSI Design Fall 2017 October 2, 2017 ECE Department, University of Texas at Austin
More informationEECS150 - Digital Design Lecture 24 - Arithmetic Blocks, Part 2 + Shifters
EECS150 - Digital Design Lecture 24 - Arithmetic Blocks, Part 2 + Shifters April 15, 2010 John Wawrzynek 1 Multiplication a 3 a 2 a 1 a 0 Multiplicand b 3 b 2 b 1 b 0 Multiplier X a 3 b 0 a 2 b 0 a 1 b
More informationFINITE PRECISION EFFECTS 1. FLOATING POINT VERSUS FIXED POINT 3. TYPES OF FINITE PRECISION EFFECTS 4. FACTORS INFLUENCING FINITE PRECISION EFFECTS
FINITE PRECISION EFFECTS 1. FLOATING POINT VERSUS FIXED POINT 2. WHEN IS FIXED POINT NEEDED? 3. TYPES OF FINITE PRECISION EFFECTS 4. FACTORS INFLUENCING FINITE PRECISION EFFECTS 5. FINITE PRECISION EFFECTS:
More informationDHANALAKSHMI COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING EC2314- DIGITAL SIGNAL PROCESSING UNIT I INTRODUCTION PART A
DHANALAKSHMI COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING EC2314- DIGITAL SIGNAL PROCESSING UNIT I INTRODUCTION PART A Classification of systems : Continuous and Discrete
More informationMark Redekopp, All rights reserved. Lecture 1 Slides. Intro Number Systems Logic Functions
Lecture Slides Intro Number Systems Logic Functions EE 0 in Context EE 0 EE 20L Logic Design Fundamentals Logic Design, CAD Tools, Lab tools, Project EE 357 EE 457 Computer Architecture Using the logic
More informationDesign of Sequential Circuits
Design of Sequential Circuits Seven Steps: Construct a state diagram (showing contents of flip flop and inputs with next state) Assign letter variables to each flip flop and each input and output variable
More informationIT DIGITAL SIGNAL PROCESSING (2013 regulation) UNIT-1 SIGNALS AND SYSTEMS PART-A
DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING IT6502 - DIGITAL SIGNAL PROCESSING (2013 regulation) UNIT-1 SIGNALS AND SYSTEMS PART-A 1. What is a continuous and discrete time signal? Continuous
More informationDigital Integrated Circuits A Design Perspective. Arithmetic Circuits. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic.
Digital Integrated Circuits A Design Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic Arithmetic Circuits January, 2003 1 A Generic Digital Processor MEMORY INPUT-OUTPUT CONTROL DATAPATH
More informationTunable Floating-Point for Energy Efficient Accelerators
Tunable Floating-Point for Energy Efficient Accelerators Alberto Nannarelli DTU Compute, Technical University of Denmark 25 th IEEE Symposium on Computer Arithmetic A. Nannarelli (DTU Compute) Tunable
More informationA Simple Architectural Enhancement for Fast and Flexible Elliptic Curve Cryptography over Binary Finite Fields GF(2 m )
A Simple Architectural Enhancement for Fast and Flexible Elliptic Curve Cryptography over Binary Finite Fields GF(2 m ) Stefan Tillich, Johann Großschädl Institute for Applied Information Processing and
More informationProposal to Improve Data Format Conversions for a Hybrid Number System Processor
Proposal to Improve Data Format Conversions for a Hybrid Number System Processor LUCIAN JURCA, DANIEL-IOAN CURIAC, AUREL GONTEAN, FLORIN ALEXA Department of Applied Electronics, Department of Automation
More informationPipelined Viterbi Decoder Using FPGA
Research Journal of Applied Sciences, Engineering and Technology 5(4): 1362-1372, 2013 ISSN: 2040-7459; e-issn: 2040-7467 Maxwell Scientific Organization, 2013 Submitted: July 05, 2012 Accepted: August
More informationA 32-bit Decimal Floating-Point Logarithmic Converter
A 3-bit Decimal Floating-Point Logarithmic Converter Dongdong Chen 1, Yu Zhang 1, Younhee Choi 1, Moon Ho Lee, Seok-Bum Ko 1, Department of Electrical and Computer Engineering, University of Saskatchewan
More informationDIGITAL TECHNICS. Dr. Bálint Pődör. Óbuda University, Microelectronics and Technology Institute
DIGITAL TECHNICS Dr. Bálint Pődör Óbuda University, Microelectronics and Technology Institute 4. LECTURE: COMBINATIONAL LOGIC DESIGN: ARITHMETICS (THROUGH EXAMPLES) 2016/2017 COMBINATIONAL LOGIC DESIGN:
More informationIntroduction to Digital Logic Missouri S&T University CPE 2210 Subtractors
Introduction to Digital Logic Missouri S&T University CPE 2210 Egemen K. Çetinkaya Egemen K. Çetinkaya Department of Electrical & Computer Engineering Missouri University of Science and Technology cetinkayae@mst.edu
More informationDSP Design Lecture 7. Unfolding cont. & Folding. Dr. Fredrik Edman.
SP esign Lecture 7 Unfolding cont. & Folding r. Fredrik Edman fredrik.edman@eit.lth.se Unfolding Unfolding creates a program with more than one iteration, J=unfolding factor Unfolding is a structured way
More informationWhat s the Deal? MULTIPLICATION. Time to multiply
What s the Deal? MULTIPLICATION Time to multiply Multiplying two numbers requires a multiply Luckily, in binary that s just an AND gate! 0*0=0, 0*1=0, 1*0=0, 1*1=1 Generate a bunch of partial products
More informationDIVIDER IMPLEMENTATION
c n = cn-= DAIL LLAOCCA CLab@OU DIVID IPLTATIO The division of two unsigned integer numbers A (where A is the dividend and the divisor), results in a quotient and a residue. These quantities are related
More informationOversampling Converters
Oversampling Converters David Johns and Ken Martin (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) slide 1 of 56 Motivation Popular approach for medium-to-low speed A/D and D/A applications requiring
More informationCombinational Logic Design Arithmetic Functions and Circuits
Combinational Logic Design Arithmetic Functions and Circuits Overview Binary Addition Half Adder Full Adder Ripple Carry Adder Carry Look-ahead Adder Binary Subtraction Binary Subtractor Binary Adder-Subtractor
More informationQuestion Bank. UNIT 1 Part-A
FATIMA MICHAEL COLLEGE OF ENGINEERING & TECHNOLOGY Senkottai Village, Madurai Sivagangai Main Road, Madurai -625 020 An ISO 9001:2008 Certified Institution Question Bank DEPARTMENT OF ELECTRONICS AND COMMUNICATION
More informationDetermining Appropriate Precisions for Signals in Fixed-point IIR Filters
38.3 Determining Appropriate Precisions for Signals in Fixed-point IIR Filters Joan Carletta Robert Veillette Frederick Krach Zhengwei Fang The University of Akron The University of Akron The University
More informationVectorized 128-bit Input FP16/FP32/ FP64 Floating-Point Multiplier
Vectorized 128-bit Input FP16/FP32/ FP64 Floating-Point Multiplier Espen Stenersen Master of Science in Electronics Submission date: June 2008 Supervisor: Per Gunnar Kjeldsberg, IET Co-supervisor: Torstein
More informationLogic and Computer Design Fundamentals. Chapter 8 Sequencing and Control
Logic and Computer Design Fundamentals Chapter 8 Sequencing and Control Datapath and Control Datapath - performs data transfer and processing operations Control Unit - Determines enabling and sequencing
More informationLab 3 Revisited. Zener diodes IAP 2008 Lecture 4 1
Lab 3 Revisited Zener diodes R C 6.091 IAP 2008 Lecture 4 1 Lab 3 Revisited +15 Voltage regulators 555 timers 270 1N758 0.1uf 5K pot V+ V- 2N2222 0.1uf V o. V CC V Vin s = 5 V Vc V c Vs 1 e t = RC Threshold
More informationL16: Power Dissipation in Digital Systems. L16: Spring 2007 Introductory Digital Systems Laboratory
L16: Power Dissipation in Digital Systems 1 Problem #1: Power Dissipation/Heat Power (Watts) 100000 10000 1000 100 10 1 0.1 4004 80088080 8085 808686 386 486 Pentium proc 18KW 5KW 1.5KW 500W 1971 1974
More informationLecture 11. Advanced Dividers
Lecture 11 Advanced Dividers Required Reading Behrooz Parhami, Computer Arithmetic: Algorithms and Hardware Design Chapter 15 Variation in Dividers 15.3, Combinational and Array Dividers Chapter 16, Division
More informationUNIT 1. SIGNALS AND SYSTEM
Page no: 1 UNIT 1. SIGNALS AND SYSTEM INTRODUCTION A SIGNAL is defined as any physical quantity that changes with time, distance, speed, position, pressure, temperature or some other quantity. A SIGNAL
More informationProposal to Improve Data Format Conversions for a Hybrid Number System Processor
Proceedings of the 11th WSEAS International Conference on COMPUTERS, Agios Nikolaos, Crete Island, Greece, July 6-8, 007 653 Proposal to Improve Data Format Conversions for a Hybrid Number System Processor
More informationECE380 Digital Logic. Positional representation
ECE380 Digital Logic Number Representation and Arithmetic Circuits: Number Representation and Unsigned Addition Dr. D. J. Jackson Lecture 16-1 Positional representation First consider integers Begin with
More informationLogic and Computer Design Fundamentals. Chapter 5 Arithmetic Functions and Circuits
Logic and Computer Design Fundamentals Chapter 5 Arithmetic Functions and Circuits Arithmetic functions Operate on binary vectors Use the same subfunction in each bit position Can design functional block
More informationEfficient Polynomial Evaluation Algorithm and Implementation on FPGA
Efficient Polynomial Evaluation Algorithm and Implementation on FPGA by Simin Xu School of Computer Engineering A thesis submitted to Nanyang Technological University in partial fullfillment of the requirements
More informationE : Lecture 1 Introduction
E85.2607: Lecture 1 Introduction 1 Administrivia 2 DSP review 3 Fun with Matlab E85.2607: Lecture 1 Introduction 2010-01-21 1 / 24 Course overview Advanced Digital Signal Theory Design, analysis, and implementation
More informationDesign of Low Power, High Speed Parallel Architecture of Cyclic Convolution Based on Fermat Number Transform (FNT)
Advance in Electronic and Electric Engineering. ISSN 2231-1297, Volume 3, Number 6 (2013), pp. 641-650 Research India Publications http://www.ripublication.com/aeee.htm Design of Low Power, High Speed
More informationLOGIC CIRCUITS. Basic Experiment and Design of Electronics
Basic Experiment and Design of Electronics LOGIC CIRCUITS Ho Kyung Kim, Ph.D. hokyung@pusan.ac.kr School of Mechanical Engineering Pusan National University Outline Combinational logic circuits Output
More informationAdministrative Stuff
EE141- Spring 2004 Digital Integrated Circuits Lecture 30 PERSPECTIVES 1 Administrative Stuff Homework 10 posted just for practice. No need to turn in (hw 9 due today). Normal office hours next week. HKN
More informationNumbers and Arithmetic
Numbers and Arithmetic See: P&H Chapter 2.4 2.6, 3.2, C.5 C.6 Hakim Weatherspoon CS 3410, Spring 2013 Computer Science Cornell University Big Picture: Building a Processor memory inst register file alu
More informationDigital Integrated Circuits A Design Perspective. Arithmetic Circuits. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic.
Digital Integrated Circuits A Design Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic Arithmetic Circuits January, 2003 1 A Generic Digital Processor MEM ORY INPUT-OUTPUT CONTROL DATAPATH
More informationVALLIAMMAI ENGINEERING COLLEGE. SRM Nagar, Kattankulathur DEPARTMENT OF INFORMATION TECHNOLOGY. Academic Year
VALLIAMMAI ENGINEERING COLLEGE SRM Nagar, Kattankulathur- 603 203 DEPARTMENT OF INFORMATION TECHNOLOGY Academic Year 2016-2017 QUESTION BANK-ODD SEMESTER NAME OF THE SUBJECT SUBJECT CODE SEMESTER YEAR
More informationDESIGN OF QUANTIZED FIR FILTER USING COMPENSATING ZEROS
DESIGN OF QUANTIZED FIR FILTER USING COMPENSATING ZEROS Nivedita Yadav, O.P. Singh, Ashish Dixit Department of Electronics and Communication Engineering, Amity University, Lucknow Campus, Lucknow, (India)
More informationHomework #1 Solution
February 7, 4 Department of Electrical and Computer Engineering University of Wisconsin Madison ECE 734 VLSI Array Structures for Digital Signal Processing Homework # Solution Due: February 6, 4 in class.
More informationComplement Arithmetic
Complement Arithmetic Objectives In this lesson, you will learn: How additions and subtractions are performed using the complement representation, What is the Overflow condition, and How to perform arithmetic
More informationAdders, subtractors comparators, multipliers and other ALU elements
CSE4: Components and Design Techniques for Digital Systems Adders, subtractors comparators, multipliers and other ALU elements Instructor: Mohsen Imani UC San Diego Slides from: Prof.Tajana Simunic Rosing
More informationSlide Set Data Converters. Digital Enhancement Techniques
0 Slide Set Data Converters Digital Enhancement Techniques Introduction Summary Error Measurement Trimming of Elements Foreground Calibration Background Calibration Dynamic Matching Decimation and Interpolation
More informationWord-length Optimization and Error Analysis of a Multivariate Gaussian Random Number Generator
Word-length Optimization and Error Analysis of a Multivariate Gaussian Random Number Generator Chalermpol Saiprasert, Christos-Savvas Bouganis and George A. Constantinides Department of Electrical & Electronic
More informationNovel Devices and Circuits for Computing
Novel Devices and Circuits for Computing UCSB 594BB Winter 2013 Lecture 4: Resistive switching: Logic Class Outline Material Implication logic Stochastic computing Reconfigurable logic Material Implication
More informationUNSIGNED BINARY NUMBERS DIGITAL ELECTRONICS SYSTEM DESIGN WHAT ABOUT NEGATIVE NUMBERS? BINARY ADDITION 11/9/2018
DIGITAL ELECTRONICS SYSTEM DESIGN LL 2018 PROFS. IRIS BAHAR & ROD BERESFORD NOVEMBER 9, 2018 LECTURE 19: BINARY ADDITION, UNSIGNED BINARY NUMBERS For the binary number b n-1 b n-2 b 1 b 0. b -1 b -2 b
More informationNumbers and Arithmetic
Numbers and Arithmetic See: P&H Chapter 2.4 2.6, 3.2, C.5 C.6 Hakim Weatherspoon CS 3410, Spring 2013 Computer Science Cornell University Big Picture: Building a Processor memory inst register file alu
More informationMultiplication of signed-operands
Multiplication of signed-operands Recall we discussed multiplication of unsigned numbers: Combinatorial array multiplier. Sequential multiplier. Need an approach that works uniformly with unsigned and
More information3 Finite Wordlength Effects
Bomar, B.W. Finite Wordlength Effects Digital Signal Processing Handbook Ed. Vijay K. Madisetti and Douglas B. Williams Boca Raton: CRC Press LLC, 1999 c 1999byCRCPressLLC 3 Finite Wordlength Effects Bruce
More information14:332:231 DIGITAL LOGIC DESIGN. Why Binary Number System?
:33:3 DIGITAL LOGIC DESIGN Ivan Marsic, Rutgers University Electrical & Computer Engineering Fall 3 Lecture #: Binary Number System Complement Number Representation X Y Why Binary Number System? Because
More informationHilbert Transformator IP Cores
Introduction Hilbert Transformator IP Cores Martin Kumm December 27, 28 The Hilbert Transform is an important component in communication systems, e.g. for single sideband modulation/demodulation, amplitude
More informationLecture 8: Sequential Multipliers
Lecture 8: Sequential Multipliers ECE 645 Computer Arithmetic 3/25/08 ECE 645 Computer Arithmetic Lecture Roadmap Sequential Multipliers Unsigned Signed Radix-2 Booth Recoding High-Radix Multiplication
More informationMultivariate Gaussian Random Number Generator Targeting Specific Resource Utilization in an FPGA
Multivariate Gaussian Random Number Generator Targeting Specific Resource Utilization in an FPGA Chalermpol Saiprasert, Christos-Savvas Bouganis and George A. Constantinides Department of Electrical &
More informationECE260: Fundamentals of Computer Engineering
Data Representation & 2 s Complement James Moscola Dept. of Engineering & Computer Science York College of Pennsylvania Based on Computer Organization and Design, 5th Edition by Patterson & Hennessy Data
More informationBinary addition example worked out
Binary addition example worked out Some terms are given here Exercise: what are these numbers equivalent to in decimal? The initial carry in is implicitly 0 1 1 1 0 (Carries) 1 0 1 1 (Augend) + 1 1 1 0
More informationLow Power, High Speed Parallel Architecture For Cyclic Convolution Based On Fermat Number Transform (FNT)
RESEARCH ARTICLE OPEN ACCESS Low Power, High Speed Parallel Architecture For Cyclic Convolution Based On Fermat Number Transform (FNT) T.Jyothsna 1 M.Tech, M.Pradeep 2 M.Tech 1 E.C.E department, shri Vishnu
More informationCprE 281: Digital Logic
CprE 281: Digital Logic Instructor: Alexander Stoytchev http://www.ece.iastate.edu/~alexs/classes/ Multiplication CprE 281: Digital Logic Iowa State University, Ames, IA Copyright Alexander Stoytchev HW
More informationCS/COE0447: Computer Organization
CS/COE0447: Computer Organization and Assembly Language Logic Design Review Sangyeun Cho Dept. of Computer Science Logic design? Digital hardware is implemented by way of logic design Digital circuits
More informationLOGIC CIRCUITS. Basic Experiment and Design of Electronics. Ho Kyung Kim, Ph.D.
Basic Experiment and Design of Electronics LOGIC CIRCUITS Ho Kyung Kim, Ph.D. hokyung@pusan.ac.kr School of Mechanical Engineering Pusan National University Digital IC packages TTL (transistor-transistor
More informationIntroduction to the Xilinx Spartan-3E
Introduction to the Xilinx Spartan-3E Nash Kaminski Instructor: Dr. Jafar Saniie ECE597 Illinois Institute of Technology Acknowledgment: I acknowledge that all of the work (including figures and code)
More informationOptimized Linear, Quadratic and Cubic Interpolators for Elementary Function Hardware Implementations
electronics Article Optimized Linear, Quadratic and Cubic Interpolators for Elementary Function Hardware Implementations Masoud Sadeghian 1,, James E. Stine 1, *, and E. George Walters III 2, 1 Oklahoma
More informationNumbers & Arithmetic. Hakim Weatherspoon CS 3410, Spring 2012 Computer Science Cornell University. See: P&H Chapter , 3.2, C.5 C.
Numbers & Arithmetic Hakim Weatherspoon CS 3410, Spring 2012 Computer Science Cornell University See: P&H Chapter 2.4-2.6, 3.2, C.5 C.6 Example: Big Picture Computer System Organization and Programming
More informationSerial Parallel Multiplier Design in Quantum-dot Cellular Automata
Serial Parallel Multiplier Design in Quantum-dot Cellular Automata Heumpil Cho and Earl E. Swartzlander, Jr. Application Specific Processor Group Department of Electrical and Computer Engineering The University
More informationDesign and Implementation of REA for Single Precision Floating Point Multiplier Using Reversible Logic
Design and Implementation of REA for Single Precision Floating Point Multiplier Using Reversible Logic MadivalappaTalakal 1, G.Jyothi 2, K.N.Muralidhara 3, M.Z.Kurian 4 PG Student [VLSI & ES], Dept. of
More informationUnit II Chapter 4:- Digital Logic Contents 4.1 Introduction... 4
Unit II Chapter 4:- Digital Logic Contents 4.1 Introduction... 4 4.1.1 Signal... 4 4.1.2 Comparison of Analog and Digital Signal... 7 4.2 Number Systems... 7 4.2.1 Decimal Number System... 7 4.2.2 Binary
More informationNumber Representation and Waveform Quantization
1 Number Representation and Waveform Quantization 1 Introduction This lab presents two important concepts for working with digital signals. The first section discusses how numbers are stored in memory.
More informationCS/COE0447: Computer Organization
Logic design? CS/COE0447: Computer Organization and Assembly Language Logic Design Review Digital hardware is implemented by way of logic design Digital circuits process and produce two discrete values:
More informationEE260: Digital Design, Spring n Digital Computers. n Number Systems. n Representations. n Conversions. n Arithmetic Operations.
EE 260: Introduction to Digital Design Number Systems Yao Zheng Department of Electrical Engineering University of Hawaiʻi at Mānoa Overview n Digital Computers n Number Systems n Representations n Conversions
More informationDesign and FPGA Implementation of Radix-10 Algorithm for Division with Limited Precision Primitives
Design and FPGA Implementation of Radix-10 Algorithm for Division with Limited Precision Primitives Miloš D. Ercegovac Computer Science Department Univ. of California at Los Angeles California Robert McIlhenny
More informationAdders, subtractors comparators, multipliers and other ALU elements
CSE4: Components and Design Techniques for Digital Systems Adders, subtractors comparators, multipliers and other ALU elements Adders 2 Circuit Delay Transistors have instrinsic resistance and capacitance
More informationHakim Weatherspoon CS 3410 Computer Science Cornell University
Hakim Weatherspoon CS 3410 Computer Science Cornell University The slides are the product of many rounds of teaching CS 3410 by Professors Weatherspoon, Bala, Bracy, and Sirer. memory inst 32 register
More informationFour Important Number Systems
Four Important Number Systems System Why? Remarks Decimal Base 10: (10 fingers) Most used system Binary Base 2: On/Off systems 3-4 times more digits than decimal Octal Base 8: Shorthand notation for working
More informationL15: Custom and ASIC VLSI Integration
L15: Custom and ASIC VLSI Integration Average Cost of one transistor 10 1 0.1 0.01 0.001 0.0001 0.00001 $ 0.000001 Gordon Moore, Keynote Presentation at ISSCC 2003 0.0000001 '68 '70 '72 '74 '76 '78 '80
More informationInternational Association of Scientific Innovation and Research (IASIR) (An Association Unifying the Sciences, Engineering, and Applied Research)
International Association of Scientific Innovation and Research (IASIR) (An Association Unifying the Sciences, Engineering, and Applied Research) International Journal of Emerging Technologies in Computational
More informationLiterature Review on Multiplier Accumulation Unit by Using Hybrid Adder
Literature Review on Multiplier Accumulation Unit by Using Hybrid Adder Amiya Prakash M.E. Scholar, Department of (ECE) NITTTR Chandigarh, Punjab Dr. Kanika Sharma Assistant Prof. Department of (ECE) NITTTR
More informationHigher-Order Σ Modulators and the Σ Toolbox
ECE37 Advanced Analog Circuits Higher-Order Σ Modulators and the Σ Toolbox Richard Schreier richard.schreier@analog.com NLCOTD: Dynamic Flip-Flop Standard CMOS version D CK Q Q Can the circuit be simplified?
More informationProfessor Fearing EECS150/Problem Set Solution Fall 2013 Due at 10 am, Thu. Oct. 3 (homework box under stairs)
Professor Fearing EECS50/Problem Set Solution Fall 203 Due at 0 am, Thu. Oct. 3 (homework box under stairs). (25 pts) List Processor Timing. The list processor as discussed in lecture is described in RT
More informationReview. EECS Components and Design Techniques for Digital Systems. Lec 18 Arithmetic II (Multiplication) Computer Number Systems
Review EE 5 - omponents and Design Techniques for Digital ystems Lec 8 rithmetic II (Multiplication) David uller Electrical Engineering and omputer ciences University of alifornia, Berkeley http://www.eecs.berkeley.edu/~culler
More informationKINGS COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING QUESTION BANK
KINGS COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING QUESTION BANK SUBJECT CODE: EC 1354 SUB.NAME : VLSI DESIGN YEAR / SEMESTER: III / VI UNIT I MOS TRANSISTOR THEORY AND
More informationChapter 4 Number Representations
Chapter 4 Number Representations SKEE2263 Digital Systems Mun im/ismahani/izam {munim@utm.my,e-izam@utm.my,ismahani@fke.utm.my} February 9, 2016 Table of Contents 1 Fundamentals 2 Signed Numbers 3 Fixed-Point
More information