Pipelined A/D Converters

Size: px
Start display at page:

Download "Pipelined A/D Converters"

Transcription

1 EE247 Lecture 2 AC Converters Pipelined ACs EECS 247 Lecture 2: ata Converters 24 H.K. Page Pipelined A/ Converters Ideal operation Errors and correction Redundancy igital calibration Implementation Practical circuits Stage scaling EECS 247 Lecture 2: ata Converters 24 H.K. Page 2

2 Block iagram Stage B Stage 2 B 2 V res2 Stage k B k MSB......LSB Align and Combine ata igital output (B B 2... B k ) Idea: Cascade several low resolution stages to obtain high overall resolution Each stage performs coarse A/ conversion and computes its quantization error, or "residue" EECS 247 Lecture 2: ata Converters 24 H.K. Page 3 Characteristics Number of components (stages) grows linearly with resolution Pipelining Trading latency for conversion speed Latency may be an issue in e.g. control systems Throughput limited by speed of one stage fi Fast Versatile: 8...6bits,...2MS/s Many analog circuit nonidealities can be corrected digitally EECS 247 Lecture 2: ata Converters 24 H.K. Page 4

3 Concurrent Stage Operation φ φ 2 acquire convert convert acquire Stage B Stage 2 B 2 Stage k B k CLK φ φ 2 Align and Combine ata igital output (B B 2... B k ) Stages operate on the input signal like a shift register New output data every clock cycle, but each stage introduces ½ clock cycle latency EECS 247 Lecture 2: ata Converters 24 H.K. Page 5 ata Alignment φ φ 2 acquire convert convert acquire Stage B Stage 2 B 2 Stage k B k CLK φ φ 2 out CLK CLK CLK igital shift register aligns subconversion results in time EECS 247 Lecture 2: ata Converters 24 H.K. Page 6

4 Latency [Analog evices, A 9226 ata Sheet] EECS 247 Lecture 2: ata Converters 24 H.K. Page 7 Pipelined AC Analysis Ignore timing and use simple static model Stage B Stage 2 B 2 V res2 Stage k B k out Let's first look at "twostage pipeline" E.g.: Two cascaded 2bit ACs to get 4 bits of total resolution EECS 247 Lecture 2: ata Converters 24 H.K. Page 8

5 Two Stage Example 2bit AC out = ε q 2bit AC Using only one AC: output contains large quantization error "Missing voltage" or "residue" (ε q ) Idea: Use second AC to quantize and add ε q??? ε q [LSB] out AC Input Voltage [LSB] EECS 247 Lecture 2: ata Converters 24 H.K. Page 9 Two Stage Example 2bit AC Coarse 2bit AC 2bit AC ε q Fine ε q ε q2 out = ε q ε q ε q2 Use AC to compute missing voltage Add quantized representation of missing voltage Why does this help? How about ε q2? EECS 247 Lecture 2: ata Converters 24 H.K. Page

6 Two Stage Example ε q /2 2 2 Second AC Fine First AC Coarse Fine AC is reused 2 2 times Fine AC's full scale range needs to span only LSB of coarse quantizer Vref 2 Vref ε q2 = = EECS 247 Lecture 2: ata Converters 24 H.K. Page Two Stage Pipelined AC Transfer Function out Coarse (MSB) Fine (LSB) EECS 247 Lecture 2: ata Converters 24 H.K. Page 2

7 Two Stage (22) Pipelined AC EECS 247 Lecture 2: ata Converters 24 H.K. Page 3 Cascading More Stages /2 B /2 (BB2) /2 (BB2B3) B bits B 2 bits B 3 bits AC AC AC LSB of last stage becomes very small Impractical to generate several EECS 247 Lecture 2: ata Converters 24 H.K. Page 4

8 ain Elements B bits 2 B B 2 bits 2 B2 B 3 bits 2 B3 AC AC AC Practical pipelines use single Precision requirements decrease down the pipe Advantageous for noise, matching (later) EECS 247 Lecture 2: ata Converters 24 H.K. Page 5 Complete Pipeline Stage V res Bbit AC Bbit AC Residue Plot E.g.: B=2 =2 2 =4 V res ε q EECS 247 Lecture 2: ata Converters 24 H.K. Page 6

9 Errors We cannot build perfect ACs, ACs and gain elements How can we tolerate/correct errors? Let's first look at subac errors Assumptions: Ideal AC, ideal gain elements EECS 247 Lecture 2: ata Converters 24 H.K. Page 7 AC Model,AC ε q V res2 V res(n) 2 n ε q2 ε q(n) 2 (n) n ε qn out / d / d2 / d(n) out ε = q2 2 q( n ) ( n ) qn Vin, AC ε q... n 2 n d d d 2 d ( n ) dj dj j= j= ε ε EECS 247 Lecture 2: ata Converters 24 H.K. Page 8

10 AC Model If the "Analog" and "igital" gains match exactly, we get: out ε qn = Vin, AC n j j= n BAC Bn = j= log 2 j EECS 247 Lecture 2: ata Converters 24 H.K. Page 9 Observations The aggregate AC resolution is independent of subac resolution Effective stage resolution B j =log 2 ( j ) Conversion error does not (directly) depend on subac errors! Only error term in out contains quantization error of last stage So why do we care about subac errors? o back to two stage example EECS 247 Lecture 2: ata Converters 24 H.K. Page 2

11 SubAC Errors,AC B bits AC V res qn out = Vin, AC n j j= out = V in, AC ε ε q2 Vref ε q2 rows outside ½ LSB bounds EECS 247 Lecture 2: ata Converters 24 H.K. Page 2 SubAC Errors Ideal 2Stage Pipelined AC 2Stage Pipelined AC with Coarse AC Comp. Offset EECS 247 Lecture 2: ata Converters 24 H.K. Page 22

12 st Stage Comparator Offset Problem: exceeds 2 nd pipeline stage overload range V res2 Overall AC Transfer Curve First stage AC Levels: ( = ) Ideal comparator threshold:,, Comparator threshold including offset:,.3, Missing Code! EECS 247 Lecture 2: ata Converters 24 H.K. Page 23 Three Ways to eal with Errors... All involve "subac redundancy" Redundancy in stage that produces errors Choose gain for 2 nd stage < 2 B Higher resolution subac Redundancy in succeeding stage(s) EECS 247 Lecture 2: ata Converters 24 H.K. Page 24

13 () ain for 2 nd stage < 2 B,AC B bits AC Choose slightly less than 2 B Effective stage resolution becomes noninteger B eff =log 2 ε q2 Ref: A. Karanicolas et. al., JSSC 2/993 EECS 247 Lecture 2: ata Converters 24 H.K. Page 25 Correction Through Redundancy enlarged residuum still within input range of next stage V res2 Overall AC Transfer Curve If =2 only Bit resolution from first stage (3 Bit total) EECS 247 Lecture 2: ata Converters 24 H.K. Page 26

14 (2) Higher Resolution SubAC,AC B bits AC Keep precise power of two (e.g. keep =4) Add extra decision levels in subac (e.g. add extra bit to st stage) E.g. B =B eff ε q2 Ref: Singer et. al., VSLI996 EECS 247 Lecture 2: ata Converters 24 H.K. Page 27 (3) OverRange Accommodation Through Increase in Following Stage Resolution,AC B bits AC No redundancy in stage with errors Add extra decision levels in succeeding stage ε q2 Ref: Opris et. al., JSSC 2/998 EECS 247 Lecture 2: ata Converters 24 H.K. Page 28

15 Redundancy The preceding analysis applies to any stage in an an nstage pipeline Can always look at pipeline as a single stage backend AC B bits B 2 bits B 3 bits B 4 bits B bits B 2 B 3 B 4 bits EECS 247 Lecture 2: ata Converters 24 H.K. Page 29 Redundancy In literature, subac redundancy schemes are often called "digital correction" a misnomer! No error correction takes place We can tolerate subac errors as long as: The residues stay "within the box", or Another stage downstream "returns the residue to within the box" before it reaches last quantizer Let's calculate tolerable errors for popular ".5 bits/stage" topology EECS 247 Lecture 2: ata Converters 24 H.K. Page 3

16 .5 /Stage Example Comparators placed strategically to minimize overhead =2 B eff =log 2 2= /8 B=log 2 (2)= Ref: Lewis et. al., JSSC 3/992 EECS 247 Lecture 2: ata Converters 24 H.K. Page 3 3Stage.5bps Pipelined AC V res3 V res2 Overall Transfer Curve All three stages Comparator with offset Overall transfer curve No missing codes Some NL error Ref: S. Lewis et al, A b 2Msample/s Analogtoigital Converter, J. SolidState Circ., pp. 358, March 992. EECS 247 Lecture 2: ata Converters 24 H.K. Page 32

17 Amplifier Offset V os AC AC V os V res V os Input referred converter offset usually no problem Equivalent subac offset easily accommodated through redundancy EECS 247 Lecture 2: ata Converters 24 H.K. Page 33 ain Errors,AC ε q V res V res2 V res(n) δ 2 n ε q2 ε q(n) 2 (n) n ε qn out /( d δ) / d2 / d(n) = V ε out in, AC q d δ δ ε ε ε q2 2 qn ( ) ( n ) qn... n 2 n d d2 d( n ) dj dj j= j= EECS 247 Lecture 2: ata Converters 24 H.K. Page 34

18 Interstage ain Error First Stage Residue (ain Error) Converter Transfer Function (ain Error) Vres out Vin Vin.2 Transfer Function Error(ain Error) out(ideal) out Vin EECS 247 Lecture 2: ata Converters 24 H.K. Page 35 ain Errors ain error can be compensated in digital domain "igital Calibration" Problem: Need to measure/calibrate digital correction coefficient Example: Calibrate bit first stage Objective: Measure in digital domain EECS 247 Lecture 2: ata Converters 24 H.K. Page 36

19 AC Model Backend back bit AC bit AC = = V res = ( V V ) in AC V V AC AC ( = ) = ( = ) = V ref / 2 EECS 247 Lecture 2: ata Converters 24 H.K. Page 37 Calibration Step = const. () Backend back () bit AC M U X bit AC V () res () back = = ( Vin Vref / 2) ( V V / 2) in V ref ref store EECS 247 Lecture 2: ata Converters 24 H.K. Page 38

20 Calibration Step 2 = const. (2) Backend back (2) bit AC M U X bit AC V (2) res (2) back = = ( Vin ) ( V ) in V ref store EECS 247 Lecture 2: ata Converters 24 H.K. Page 39 Calibration Evaluate () back (2) back () back = = (2) back ( V V / 2) in ( V ) in V V ref ref ref = 2 EECS 247 Lecture 2: ata Converters 24 H.K. Page 4

21 Accuracy Bootstrapping,AC ε q V res2 V res(n) 2 n ε q2 ε q(n) 2 (n) n ε qn out / d / d2 / d(n) ε = q2 2 q( n ) ( n ) qn out Vin, AC ε q... n 2 n d d d 2 d ( n ) dj dj j= j= Highest sensitivity to gain errors in frontend stages ε ε EECS 247 Lecture 2: ata Converters 24 H.K. Page 4 "Accuracy Bootstrapping" irection of Calibration Sufficiently Accurate Stage Stage 2 Stage 3 Stage k B n bits Calibration in opposite direction... Ref: A. N. Karanicolas et al. "A 5b Msample/s digitally selfcalibrated pipeline AC," IEEE J. Of SolidState Circuits, pp. 275, ec. 993 E.. Soenen et al., "An architecture and an algorithm for fully digital correction of monolithic pipelined ACs," TCAS II, pp. 4353, March 995 L. Singer et al., "A 2 b 65 MSample/s CMOS AC with 82 db SFR at 2 MHz," ISSCC 2, igest of Techn. Papers., pp. 389 EECS 247 Lecture 2: ata Converters 24 H.K. Page 42

22 AC Errors Backend B bit B bit AC AC out / ε AC back Can be corrected digitally as well Same calibration concept as gain errors EECS 247 Lecture 2: ata Converters 24 H.K. Page 43 AC Calibration Step = const. Backend B bit AC M U X B bit AC ε AC () out / back ε AC () equivalent to offset ignore EECS 247 Lecture 2: ata Converters 24 H.K. Page 44

23 AC Calibration Step B = const. Backend B bit AC M U X B bit AC ε AC (...2 B ) out /...2 B Cal. Register back Stepping through AC codes...2 B yields all incremental correction values EECS 247 Lecture 2: ata Converters 24 H.K. Page 45 Calibration Hardware igital is "free" and easier to build than precise analog circuits... Ref: E.. Soenen et al., "An architecture and an algorithm for fully digital correction of monolithic pipelined ACs," TCAS II, pp. 4353, March 995 EECS 247 Lecture 2: ata Converters 24 H.K. Page 46

24 Amplifier Nonlinearity V OS a 3 V 3 V IN 2 3 V RES AC AC εac εac EECS 247 Lecture 2: ata Converters 24 H.K. Page 47 a 3 V X 3 Amplifier Nonlinearity V X 2 3 V RES Backend p 2 B a = 3 3 (2?) 3 (...) B,corr ε( B, p 2 ) 3 ε(b,p2) = p2b 3p2 B 2p2 B Ref: B. Murmann and B. E. Boser, "A 2b, 75MS/s Pipelined AC using OpenLoop Residue Amplification," ISSCC ig. Techn. Papers, pp , 23. EECS 247 Lecture 2: ata Converters 24 H.K. Page 48

25 Measurement Results (a) without calibration INL [LSB] RN= RN= Code (b) with calibration.5 (b) with calibration INL [LSB] Code Code EECS 247 Lecture 2: ata Converters 24 H.K. Page 49

D/A Converters. D/A Examples

D/A Converters. D/A Examples D/A architecture examples Unit element Binary weighted Static performance Component matching Architectures Unit element Binary weighted Segmented Dynamic element matching Dynamic performance Glitches Reconstruction

More information

EE247 Lecture 16. Serial Charge Redistribution DAC

EE247 Lecture 16. Serial Charge Redistribution DAC EE47 Lecture 16 D/A Converters D/A examples Serial charge redistribution DAC Practical aspects of current-switch DACs Segmented current-switch DACs DAC self calibration techniques Current copiers Dynamic

More information

Pipelined ADC Design. Sources of Errors. Robust Performance of Pipelined ADCs

Pipelined ADC Design. Sources of Errors. Robust Performance of Pipelined ADCs Pipelined ADC Design Sources of Errors Robust Perforance of Pipelined ADCs 1 Review Standard Pipelined ADC Architecture V ref CLK V in S/H Stage 1 Stage 2 Stage 3 Stage k Stage -1 Stage n 1 n 2 n 3 n k

More information

Early Monolithic Pipelined ADCs

Early Monolithic Pipelined ADCs Early Monolithic Pipelined ADCs Stephen H. Lewis Solid-State Circuits Research Laboratory Department of Electrical and Computer Engineering University of California, Davis CA USA 1 Pipelining Stage 1 Stage

More information

Digitally Assisted A/D Conversion- Trading off Analog Precision for Computing Power

Digitally Assisted A/D Conversion- Trading off Analog Precision for Computing Power Digitally Assisted A/D Conversion- Trading off Analog Precision for Computing Power UCB IC-Seminar November 25, 2002 Boris Murmann Prof. Bernhard E. Boser Outline Motivation Research Overview Analog Errors

More information

Successive Approximation ADCs

Successive Approximation ADCs Department of Electrical and Computer Engineering Successive Approximation ADCs Vishal Saxena Vishal Saxena -1- Successive Approximation ADC Vishal Saxena -2- Data Converter Architectures Resolution [Bits]

More information

Data Converter Fundamentals

Data Converter Fundamentals Data Converter Fundamentals David Johns and Ken Martin (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) slide 1 of 33 Introduction Two main types of converters Nyquist-Rate Converters Generate output

More information

Analog and Telecommunication Electronics

Analog and Telecommunication Electronics Politecnico di Torino - ICT School Analog and Telecommunication Electronics D3 - A/D converters» Error taxonomy» ADC parameters» Structures and taxonomy» Mixed converters» Origin of errors 12/05/2011-1

More information

Pipelined multi step A/D converters

Pipelined multi step A/D converters Department of Electrical Engineering Indian Institute of Technology, Madras Chennai, 600036, India 04 Nov 2006 Motivation for multi step A/D conversion Flash converters: Area and power consumption increase

More information

Nyquist-Rate A/D Converters

Nyquist-Rate A/D Converters IsLab Analog Integrated ircuit Design AD-51 Nyquist-ate A/D onverters כ Kyungpook National University IsLab Analog Integrated ircuit Design AD-1 Nyquist-ate MOS A/D onverters Nyquist-rate : oversampling

More information

EE247 Lecture 19. EECS 247 Lecture 19: Data Converters 2006 H.K. Page 1. Summary Last Lecture

EE247 Lecture 19. EECS 247 Lecture 19: Data Converters 2006 H.K. Page 1. Summary Last Lecture EE247 Lecture 19 ADC Converters Sampling (continued) Clock boosters (continued) Sampling switch charge injection & clock feedthrough Complementary switch Use of dummy device Bottom-plate switching Track

More information

B1L-A.4 "Split-ADC" Digital Background Correction of Open-Loop Residue Amplifier Nonlinearity Errors in a 14b Pipeline ADC

B1L-A.4 Split-ADC Digital Background Correction of Open-Loop Residue Amplifier Nonlinearity Errors in a 14b Pipeline ADC B1L-A.4 "Split-ADC" Digital Background Correction of Open-Loop Residue Amplifier Nonlinearity Errors in a 14b Pipeline ADC J.McNeill, S. Goluguri, A. Nair Worcester Polytechnic Institute (WPI), Worcester,

More information

EE 435. Lecture 26. Data Converters. Data Converter Characterization

EE 435. Lecture 26. Data Converters. Data Converter Characterization EE 435 Lecture 26 Data Converters Data Converter Characterization . Review from last lecture. Data Converter Architectures n DAC R-2R (4-bits) R R R R V OUT 2R 2R 2R 2R R d 3 d 2 d 1 d 0 V REF By superposition:

More information

Summary Last Lecture

Summary Last Lecture EE247 Lecture 19 ADC Converters Sampling (continued) Sampling switch charge injection & clock feedthrough Complementary switch Use of dummy device Bottom-plate switching Track & hold T/H circuits T/H combined

More information

Pipelined ADC Design - A Tutorial -

Pipelined ADC Design - A Tutorial - epartment of Electrical and omputer Engineering Pipelined A esign - A Tutorial - Based on Slides from r. Bibhudatta Sahoo University of Illinois at Urbana-hampaign Slides by Bibhudatta Sahoo -- Outline

More information

High-Speed, High-Resolution, Radiation-Tolerant SAR ADC for Particle Physics Experiments

High-Speed, High-Resolution, Radiation-Tolerant SAR ADC for Particle Physics Experiments Erik Jonsson School of Engineering & Computer Science High-Speed, High-Resolution, Radiation-Tolerant SAR ADC for Particle Physics Experiments Yun Chiu Erik Jonsson Distinguished Professor Texas Analog

More information

Lecture 320 Improved Open-Loop Comparators and Latches (3/28/10) Page 320-1

Lecture 320 Improved Open-Loop Comparators and Latches (3/28/10) Page 320-1 Lecture 32 Improved OpenLoop Comparators and es (3/28/1) Page 321 LECTURE 32 IMPROVED OPENLOOP COMPARATORS AND LATCHES LECTURE ORGANIZATION Outline Autozeroing Hysteresis Simple es Summary CMOS Analog

More information

Slide Set Data Converters. Digital Enhancement Techniques

Slide Set Data Converters. Digital Enhancement Techniques 0 Slide Set Data Converters Digital Enhancement Techniques Introduction Summary Error Measurement Trimming of Elements Foreground Calibration Background Calibration Dynamic Matching Decimation and Interpolation

More information

Research Article Linearity Analysis on a Series-Split Capacitor Array for High-Speed SAR ADCs

Research Article Linearity Analysis on a Series-Split Capacitor Array for High-Speed SAR ADCs Hindawi Publishing Corporation LSI Design olume 1, Article ID 76548, 8 pages doi:1.1155/1/76548 Research Article Linearity Analysis on a Series-Split Capacitor Array for High-Speed SAR ADCs Yan Zhu, 1

More information

A Nonuniform Quantization Scheme for High Speed SAR ADC Architecture

A Nonuniform Quantization Scheme for High Speed SAR ADC Architecture A Nonuniform Quantization Scheme for High Speed SAR ADC Architecture Youngchun Kim Electrical and Computer Engineering The University of Texas Wenjuan Guo Intel Corporation Ahmed H Tewfik Electrical and

More information

Advanced Analog Integrated Circuits. Operational Transconductance Amplifier II Multi-Stage Designs

Advanced Analog Integrated Circuits. Operational Transconductance Amplifier II Multi-Stage Designs Advanced Analog Integrated Circuits Operational Transconductance Amplifier II Multi-Stage Designs Bernhard E. Boser University of California, Berkeley boser@eecs.berkeley.edu Copyright 2016 by Bernhard

More information

STATISTICAL analog-to-digital converters (ADCs) refer

STATISTICAL analog-to-digital converters (ADCs) refer 538 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 62, NO. 6, JUNE 2015 Statistical ADC Enhanced by Pipelining and Subranging Sen Tao, Student Member, IEEE, Emmanuel Abbe, Member, IEEE,

More information

Background Digital Calibration Techniques for Pipelined ADC s y

Background Digital Calibration Techniques for Pipelined ADC s y Background Digital Calibration Techniques for Pipelined ADC s y Un-Ku Moon Lucent Technologies Bell Laboratories 555 Union Blvd., Allentown, PA 1813 Bang-Sup Song Coordinated Science Laboratory University

More information

A novel Capacitor Array based Digital to Analog Converter

A novel Capacitor Array based Digital to Analog Converter Chapter 4 A novel Capacitor Array based Digital to Analog Converter We present a novel capacitor array digital to analog converter(dac architecture. This DAC architecture replaces the large MSB (Most Significant

More information

ir. Georgi Radulov 1, dr. ir. Patrick Quinn 2, dr. ir. Hans Hegt 1, prof. dr. ir. Arthur van Roermund 1 Eindhoven University of Technology Xilinx

ir. Georgi Radulov 1, dr. ir. Patrick Quinn 2, dr. ir. Hans Hegt 1, prof. dr. ir. Arthur van Roermund 1 Eindhoven University of Technology Xilinx Calibration of Current Steering D/A Converters ir. eorgi Radulov 1, dr. ir. Patrick Quinn 2, dr. ir. Hans Hegt 1, prof. dr. ir. Arthur van Roermund 1 1 Eindhoven University of Technology 2 Xilinx Current-steering

More information

Lecture 10, ATIK. Data converters 3

Lecture 10, ATIK. Data converters 3 Lecture, ATIK Data converters 3 What did we do last time? A quick glance at sigma-delta modulators Understanding how the noise is shaped to higher frequencies DACs A case study of the current-steering

More information

Nyquist-Rate D/A Converters. D/A Converter Basics.

Nyquist-Rate D/A Converters. D/A Converter Basics. Nyquist-Rate D/A Converters David Johns and Ken Martin (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) slide 1 of 20 D/A Converter Basics. B in D/A is a digital signal (or word), B in b i B in = 2 1

More information

Design and Calibration Techniques for SAR and Pipeline ADCs

Design and Calibration Techniques for SAR and Pipeline ADCs Erik Jonsson School of Engineering & Computer Science Design and Calibration Techniques for SAR and Pipeline ADCs Yun Chiu Erik Jonsson Distinguished Professor Texas Analog Center of Excellence University

More information

EE 505. Lecture 27. ADC Design Pipeline

EE 505. Lecture 27. ADC Design Pipeline EE 505 Lecture 7 AD Design Pipeline Review Sampling Noise V n5 R S5 dv REF V n4 R S4 V ns V ns β= + If the ON impedance of the switches is small and it is assumed that = =, it can be shown that Vˆ IN-RMS

More information

Deep Submicron CMOS and the New Era of Creativity in Analog Design

Deep Submicron CMOS and the New Era of Creativity in Analog Design Deep Submicron CMOS and the New Era of Creativity in Analog Design John A. McNeill Worcester Polytechnic Institute (WPI), Worcester, MA mcneill@ece.wpi.edu McNEILL: CREATIVITY IN DSM CMOS MAY 3, 2006 Overview

More information

ECEN 610 Mixed-Signal Interfaces

ECEN 610 Mixed-Signal Interfaces ECEN 610 Mixed-Signal Interfaces Sebastian Hoyos Texas A&M University Analog and Mixed Signal Group Spring 014 S. Hoyos-ECEN-610 1 Sample-and-Hold Spring 014 S. Hoyos-ECEN-610 ZOH vs. Track-and-Hold V(t)

More information

Energy Delay Optimization

Energy Delay Optimization EE M216A.:. Fall 21 Lecture 8 Energy Delay Optimization Prof. Dejan Marković ee216a@gmail.com Some Common Questions Is sizing better than V DD for energy reduction? What are the optimal values of gate

More information

EE241 - Spring 2000 Advanced Digital Integrated Circuits. References

EE241 - Spring 2000 Advanced Digital Integrated Circuits. References EE241 - Spring 2000 Advanced Digital Integrated Circuits Lecture 26 Memory References Rabaey, Digital Integrated Circuits Memory Design and Evolution, VLSI Circuits Short Course, 1998.» Gillingham, Evolution

More information

EE 435. Lecture 26. Data Converters. Data Converter Characterization

EE 435. Lecture 26. Data Converters. Data Converter Characterization EE 435 Lecture 26 Data Converters Data Converter Characterization . Review from last lecture. Data Converter Architectures Large number of different circuits have been proposed for building data converters

More information

Analog to Digital Conversion

Analog to Digital Conversion Analog to Digital Conversion ATmega Block Diagram Analog to Digital Converter Sample and Hold SA Converter Internal Bandgap eference 2 tj Analog to Digital Conversion Most of the real world is analog temperature,

More information

EE 435. Lecture 26. Data Converters. Differential Nonlinearity Spectral Performance

EE 435. Lecture 26. Data Converters. Differential Nonlinearity Spectral Performance EE 435 Lecture 26 Data Converters Differential Nonlinearity Spectral Performance . Review from last lecture. Integral Nonlinearity (DAC) Nonideal DAC INL often expressed in LSB INL = X k INL= max OUT OF

More information

Lecture 340 Characterization of DACs and Current Scaling DACs (5/1/10) Page 340-1

Lecture 340 Characterization of DACs and Current Scaling DACs (5/1/10) Page 340-1 Lecture 34 Characterization of DACs and Current Scaling DACs (5//) Page 34 LECTURE 34 CHARACTERZATON OF DACS AND CURRENT SCALNG DACS LECTURE ORGANZATON Outline ntroduction Static characterization of DACs

More information

EE 435. Lecture 36. Quantization Noise ENOB Absolute and Relative Accuracy DAC Design. The String DAC

EE 435. Lecture 36. Quantization Noise ENOB Absolute and Relative Accuracy DAC Design. The String DAC EE 435 Lecture 36 Quantization Noise ENOB Absolute and elative Accuracy DAC Design The String DAC . eview from last lecture. Quantization Noise in ADC ecall: If the random variable f is uniformly distributed

More information

Top-Down Design of a xdsl 14-bit 4MS/s Σ Modulator in Digital CMOS Technology

Top-Down Design of a xdsl 14-bit 4MS/s Σ Modulator in Digital CMOS Technology Top-Down Design of a xdsl -bit 4MS/s Σ Modulator in Digital CMOS Technology R. del Río, J.M. de la Rosa, F. Medeiro, B. Pérez-Verdú, and A. Rodríguez-Vázquez Instituto de Microelectrónica de Sevilla CNM-CSIC

More information

EE 230 Lecture 40. Data Converters. Amplitude Quantization. Quantization Noise

EE 230 Lecture 40. Data Converters. Amplitude Quantization. Quantization Noise EE 230 Lecture 40 Data Converters Amplitude Quantization Quantization Noise Review from Last Time: Time Quantization Typical ADC Environment Review from Last Time: Time Quantization Analog Signal Reconstruction

More information

The influence of parasitic capacitors on SAR ADC characteristics

The influence of parasitic capacitors on SAR ADC characteristics The influence of parasitic capacitors on SAR ADC characteristics DMITRY NORMANOV, DMITRY OSIPOV National Research Nuclear University MEPHI ASIC Lab 59, Moscow, Kashirskoe shosse, 3 RUSSIA simplere@ya.ru

More information

DSP Design Lecture 7. Unfolding cont. & Folding. Dr. Fredrik Edman.

DSP Design Lecture 7. Unfolding cont. & Folding. Dr. Fredrik Edman. SP esign Lecture 7 Unfolding cont. & Folding r. Fredrik Edman fredrik.edman@eit.lth.se Unfolding Unfolding creates a program with more than one iteration, J=unfolding factor Unfolding is a structured way

More information

EE382 Processor Design Winter 1999 Chapter 2 Lectures Clocking and Pipelining

EE382 Processor Design Winter 1999 Chapter 2 Lectures Clocking and Pipelining Slide 1 EE382 Processor Design Winter 1999 Chapter 2 Lectures Clocking and Pipelining Slide 2 Topics Clocking Clock Parameters Latch Types Requirements for reliable clocking Pipelining Optimal pipelining

More information

Seminar: D. Jeon, Energy-efficient Digital Signal Processing Hardware Design Mon Sept 22, 9:30-11:30am in 3316 EECS

Seminar: D. Jeon, Energy-efficient Digital Signal Processing Hardware Design Mon Sept 22, 9:30-11:30am in 3316 EECS EECS 452 Lecture 6 Today: Announcements: Rounding and quantization Analog to digital conversion Lab 3 starts next week Hw3 due on tuesday Project teaming meeting: today 7-9PM, Dow 3150 My new office hours:

More information

EE 435. Lecture 38. DAC Design Current Steering DACs Charge Redistribution DACs ADC Design

EE 435. Lecture 38. DAC Design Current Steering DACs Charge Redistribution DACs ADC Design EE 435 Lecture 38 DAC Design Current Steering DACs Charge edistribution DACs ADC Design eview from last lecture Current Steering DACs X N Binary to Thermometer ndecoder (all ON) S S N- S N V EF F nherently

More information

ELEC516 Digital VLSI System Design and Design Automation (spring, 2010) Assignment 4 Reference solution

ELEC516 Digital VLSI System Design and Design Automation (spring, 2010) Assignment 4 Reference solution ELEC516 Digital VLSI System Design and Design Automation (spring, 010) Assignment 4 Reference solution 1) Pulse-plate 1T DRAM cell a) Timing diagrams for nodes and Y when writing 0 and 1 Timing diagram

More information

Introduction EE 224: INTRODUCTION TO DIGITAL CIRCUITS & COMPUTER DESIGN. Lecture 6: Sequential Logic 3 Registers & Counters 5/9/2010

Introduction EE 224: INTRODUCTION TO DIGITAL CIRCUITS & COMPUTER DESIGN. Lecture 6: Sequential Logic 3 Registers & Counters 5/9/2010 EE 224: INTROUCTION TO IGITAL CIRCUITS & COMPUTER ESIGN Lecture 6: Sequential Logic 3 Registers & Counters 05/10/2010 Avinash Kodi, kodi@ohio.edu Introduction 2 A Flip-Flop stores one bit of information

More information

Behavioral Model of Split Capacitor Array DAC for Use in SAR ADC Design

Behavioral Model of Split Capacitor Array DAC for Use in SAR ADC Design Behavioral Model of Split Capacitor Array DAC for Use in SAR ADC Design PC.SHILPA 1, M.H PRADEEP 2 P.G. Scholar (M. Tech), Dept. of ECE, BITIT College of Engineering, Anantapur Asst Professor, Dept. of

More information

EE 505 Lecture 7. Spectral Performance of Data Converters - Time Quantization - Amplitude Quantization Clock Jitter Statistical Circuit Modeling

EE 505 Lecture 7. Spectral Performance of Data Converters - Time Quantization - Amplitude Quantization Clock Jitter Statistical Circuit Modeling EE 505 Lecture 7 Spectral Performance of Data Converters - Time Quantization - Amplitude Quantization Clock Jitter Statistical Circuit Modeling . Review from last lecture. MatLab comparison: 512 Samples

More information

BEHAVIORAL MODEL OF SPLIT CAPACITOR ARRAY DAC FOR USE IN SAR ADC DESIGN

BEHAVIORAL MODEL OF SPLIT CAPACITOR ARRAY DAC FOR USE IN SAR ADC DESIGN BEHAVIORAL MODEL OF SPLIT CAPACITOR ARRAY DAC FOR USE IN SAR ADC DESIGN 1 P C.SHILPA, 2 M.H PRADEEP 1 P.G. Scholar (M. Tech), Dept. of ECE, BITIT College of Engineering, Anantapur 2 Asst Professor, Dept.

More information

A HIGH-SPEED PROCESSOR FOR RECTANGULAR-TO-POLAR CONVERSION WITH APPLICATIONS IN DIGITAL COMMUNICATIONS *

A HIGH-SPEED PROCESSOR FOR RECTANGULAR-TO-POLAR CONVERSION WITH APPLICATIONS IN DIGITAL COMMUNICATIONS * Copyright IEEE 999: Published in the Proceedings of Globecom 999, Rio de Janeiro, Dec 5-9, 999 A HIGH-SPEED PROCESSOR FOR RECTAGULAR-TO-POLAR COVERSIO WITH APPLICATIOS I DIGITAL COMMUICATIOS * Dengwei

More information

Lab 3 Revisited. Zener diodes IAP 2008 Lecture 4 1

Lab 3 Revisited. Zener diodes IAP 2008 Lecture 4 1 Lab 3 Revisited Zener diodes R C 6.091 IAP 2008 Lecture 4 1 Lab 3 Revisited +15 Voltage regulators 555 timers 270 1N758 0.1uf 5K pot V+ V- 2N2222 0.1uf V o. V CC V Vin s = 5 V Vc V c Vs 1 e t = RC Threshold

More information

Extremely small differential non-linearity in a DMOS capacitor based cyclic ADC for CMOS image sensors

Extremely small differential non-linearity in a DMOS capacitor based cyclic ADC for CMOS image sensors Extremely small differential non-linearity in a DMOS capacitor based cyclic ADC for CMOS image sensors Zhiheng Wei 1a), Keita Yasutomi ) and Shoji Kawahito b) 1 Graduate School of Science and Technology,

More information

ELEN 610 Data Converters

ELEN 610 Data Converters Spring 04 S. Hoyos - EEN-60 ELEN 60 Data onverters Sebastian Hoyos Texas A&M University Analog and Mixed Signal Group Spring 04 S. Hoyos - EEN-60 Electronic Noise Signal to Noise ratio SNR Signal Power

More information

Advanced Analog Integrated Circuits. Operational Transconductance Amplifier I & Step Response

Advanced Analog Integrated Circuits. Operational Transconductance Amplifier I & Step Response Advanced Analog Integrated Circuits Operational Transconductance Amplifier I & Step Response Bernhard E. Boser University of California, Berkeley boser@eecs.berkeley.edu Copyright 2016 by Bernhard Boser

More information

CMOS Cross Section. EECS240 Spring Dimensions. Today s Lecture. Why Talk About Passives? EE240 Process

CMOS Cross Section. EECS240 Spring Dimensions. Today s Lecture. Why Talk About Passives? EE240 Process EECS240 Spring 202 CMOS Cross Section Metal p - substrate p + diffusion Lecture 2: CMOS Technology and Passive Devices Poly n - well n + diffusion Elad Alon Dept. of EECS EECS240 Lecture 2 4 Today s Lecture

More information

Measurement and Instrumentation. Sampling, Digital Devices, and Data Acquisition

Measurement and Instrumentation. Sampling, Digital Devices, and Data Acquisition 2141-375 Measurement and Instrumentation Sampling, Digital Devices, and Data Acquisition Basic Data Acquisition System Analog Form Analog Form Digital Form Display Physical varialble Sensor Signal conditioning

More information

I2 C Compatible Digital Potentiometers AD5241/AD5242

I2 C Compatible Digital Potentiometers AD5241/AD5242 a Preliminary Technical ata FEATURES Position Potentiometer Replacement 0K, 00K, M, Ohm Internal Power ON Mid-Scale Preset +. to +.V Single-Supply; ±.V ual-supply Operation I C Compatible Interface APPLICATIONS

More information

EE241 - Spring 2006 Advanced Digital Integrated Circuits

EE241 - Spring 2006 Advanced Digital Integrated Circuits EE241 - Spring 2006 Advanced Digital Integrated Circuits Lecture 20: Asynchronous & Synchronization Self-timed and Asynchronous Design Functions of clock in synchronous design 1) Acts as completion signal

More information

EE 230 Lecture 20. Nonlinear Op Amp Applications. The Comparator Nonlinear Analysis Methods

EE 230 Lecture 20. Nonlinear Op Amp Applications. The Comparator Nonlinear Analysis Methods EE 230 Lecture 20 Nonlinear Op Amp Applications The Comparator Nonlinear Analysis Methods Quiz 14 What is the major purpose of compensation when designing an operatinal amplifier? And the number is? 1

More information

PARALLEL DIGITAL-ANALOG CONVERTERS

PARALLEL DIGITAL-ANALOG CONVERTERS CMOS Analog IC Design Page 10.2-1 10.2 - PARALLEL DIGITAL-ANALOG CONVERTERS CLASSIFICATION OF DIGITAL-ANALOG CONVERTERS CMOS Analog IC Design Page 10.2-2 CURRENT SCALING DIGITAL-ANALOG CONVERTERS GENERAL

More information

Final presentations May 8, 1-5pm, BWRC Final reports due May 7, 8pm Final exam, Monday, May :30pm, 241 Cory

Final presentations May 8, 1-5pm, BWRC Final reports due May 7, 8pm Final exam, Monday, May :30pm, 241 Cory EE241 - Spring 2008 Advanced Digital Integrated Circuits Lecture 28: Latch-Based iming Conclusion Announcements Wrapping-up the class: Final presentations May 8, 1-5pm, BWRC Final reports due May 7, 8pm

More information

EXAMPLE DESIGN PART 2

EXAMPLE DESIGN PART 2 ECE37 Advanced Analog Circuits Lecture 3 EXAMPLE DESIGN PART 2 Richard Schreier richard.schreier@analog.com Trevor Caldwell trevor.caldwell@utoronto.ca Course Goals Deepen understanding of CMOS analog

More information

Cost/Performance Tradeoffs:

Cost/Performance Tradeoffs: Cost/Performance Tradeoffs: a case study Digital Systems Architecture I. L10 - Multipliers 1 Binary Multiplication x a b n bits n bits EASY PROBLEM: design combinational circuit to multiply tiny (1-, 2-,

More information

Oversampling Converters

Oversampling Converters Oversampling Converters David Johns and Ken Martin (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) slide 1 of 56 Motivation Popular approach for medium-to-low speed A/D and D/A applications requiring

More information

Motivation for CDR: Deserializer (1)

Motivation for CDR: Deserializer (1) Motivation for CDR: Deserializer (1) Input data 1:2 DMUX 1:2 DMUX channel 1:2 DMUX Input clock 2 2 If input data were accompanied by a well-synchronized clock, deserialization could be done directly. EECS

More information

Pipelining and Parallel Processing

Pipelining and Parallel Processing Pipelining and Parallel Processing Pipelining ---reduction in the critical path increase the clock speed, or reduce power consumption at same speed Parallel Processing ---multiple outputs are computed

More information

Lecture 400 Discrete-Time Comparators (4/8/02) Page 400-1

Lecture 400 Discrete-Time Comparators (4/8/02) Page 400-1 Lecture 400 DiscreteTime omparators (4/8/02) Page 4001 LETURE 400 DISRETETIME OMPARATORS (LATHES) (READING: AH 475483) Objective The objective of this presentation is: 1.) Illustrate discretetime comparators

More information

Last Lecture. Power Dissipation CMOS Scaling. EECS 141 S02 Lecture 8

Last Lecture. Power Dissipation CMOS Scaling. EECS 141 S02 Lecture 8 EECS 141 S02 Lecture 8 Power Dissipation CMOS Scaling Last Lecture CMOS Inverter loading Switching Performance Evaluation Design optimization Inverter Sizing 1 Today CMOS Inverter power dissipation» Dynamic»

More information

EECS240 Spring Today s Lecture. Lecture 2: CMOS Technology and Passive Devices. Lingkai Kong EECS. EE240 CMOS Technology

EECS240 Spring Today s Lecture. Lecture 2: CMOS Technology and Passive Devices. Lingkai Kong EECS. EE240 CMOS Technology EECS240 Spring 2013 Lecture 2: CMOS Technology and Passive Devices Lingkai Kong EECS Today s Lecture EE240 CMOS Technology Passive devices Motivation Resistors Capacitors (Inductors) Next time: MOS transistor

More information

Signal types. Signal characteristics: RMS, power, db Probability Density Function (PDF). Analogue-to-Digital Conversion (ADC).

Signal types. Signal characteristics: RMS, power, db Probability Density Function (PDF). Analogue-to-Digital Conversion (ADC). Signal types. Signal characteristics:, power, db Probability Density Function (PDF). Analogue-to-Digital Conversion (ADC). Signal types Stationary (average properties don t vary with time) Deterministic

More information

WORKBOOK. Try Yourself Questions. Electrical Engineering Digital Electronics. Detailed Explanations of

WORKBOOK. Try Yourself Questions. Electrical Engineering Digital Electronics. Detailed Explanations of 27 WORKBOOK Detailed Eplanations of Try Yourself Questions Electrical Engineering Digital Electronics Number Systems and Codes T : Solution Converting into decimal number system 2 + 3 + 5 + 8 2 + 4 8 +

More information

EE241 - Spring 2003 Advanced Digital Integrated Circuits

EE241 - Spring 2003 Advanced Digital Integrated Circuits EE241 - Spring 2003 Advanced Digital Integrated Circuits Lecture 16 Energy-Recovery Circuits SOI Technology and Circuits Optimal EDP Contours 1 Leakage and Switching ELk 2 = ESw Opt L ln d K tech α avg

More information

Application Note AN37. Noise Histogram Analysis. by John Lis

Application Note AN37. Noise Histogram Analysis. by John Lis AN37 Application Note Noise Histogram Analysis by John Lis NOISELESS, IDEAL CONVERTER OFFSET ERROR σ RMS NOISE HISTOGRAM OF SAMPLES PROBABILITY DISTRIBUTION FUNCTION X PEAK-TO-PEAK NOISE Crystal Semiconductor

More information

EECS Components and Design Techniques for Digital Systems. Lec 26 CRCs, LFSRs (and a little power)

EECS Components and Design Techniques for Digital Systems. Lec 26 CRCs, LFSRs (and a little power) EECS 150 - Components and esign Techniques for igital Systems Lec 26 CRCs, LFSRs (and a little power) avid Culler Electrical Engineering and Computer Sciences University of California, Berkeley http://www.eecs.berkeley.edu/~culler

More information

Binary Multipliers. Reading: Study Chapter 3. The key trick of multiplication is memorizing a digit-to-digit table Everything else was just adding

Binary Multipliers. Reading: Study Chapter 3. The key trick of multiplication is memorizing a digit-to-digit table Everything else was just adding Binary Multipliers The key trick of multiplication is memorizing a digit-to-digit table Everything else was just adding 2 3 4 5 6 7 8 9 2 3 4 5 6 7 8 9 2 2 4 6 8 2 4 6 8 3 3 6 9 2 5 8 2 24 27 4 4 8 2 6

More information

Analog / Mixed-Signal Circuit Design Based on Mathematics

Analog / Mixed-Signal Circuit Design Based on Mathematics 群馬大学 小林研究室 S23-1 Analog Circuits III 10:15-10:45 AM Oct. 28, 2016 (Fri) Analog / Mixed-Signal Circuit Design Based on Mathematics Haruo Kobayashi Haijun Lin Gunma University, Japan Xiamen University of

More information

ECC for NAND Flash. Osso Vahabzadeh. TexasLDPC Inc. Flash Memory Summit 2017 Santa Clara, CA 1

ECC for NAND Flash. Osso Vahabzadeh. TexasLDPC Inc. Flash Memory Summit 2017 Santa Clara, CA 1 ECC for NAND Flash Osso Vahabzadeh TexasLDPC Inc. 1 Overview Why Is Error Correction Needed in Flash Memories? Error Correction Codes Fundamentals Low-Density Parity-Check (LDPC) Codes LDPC Encoding and

More information

ADC Bit, 50MHz Video A/D Converter

ADC Bit, 50MHz Video A/D Converter ADC- -Bit, 0MHz Video A/D Converter FEATURES Low power dissipation (0mW max.) Input signal bandwith (00MHz) Optional synchronized clamp function Low input capacitance (pf typ.) +V or +V /+.V power supply

More information

COMP 103. Lecture 16. Dynamic Logic

COMP 103. Lecture 16. Dynamic Logic COMP 03 Lecture 6 Dynamic Logic Reading: 6.3, 6.4 [ll lecture notes are adapted from Mary Jane Irwin, Penn State, which were adapted from Rabaey s Digital Integrated Circuits, 2002, J. Rabaey et al.] COMP03

More information

CIRCUITS AND ELECTRONICS. Dependent Sources and Amplifiers

CIRCUITS AND ELECTRONICS. Dependent Sources and Amplifiers 6.00 CIRCUITS AN ELECTRONICS ependent Sources and Amplifiers Review Nonlinear circuits can use the node method Small signal trick resulted in linear response Today ependent sources Amplifiers Reading:

More information

Lecture 120 Filters and Charge Pumps (6/9/03) Page 120-1

Lecture 120 Filters and Charge Pumps (6/9/03) Page 120-1 Lecture 120 Filters and Charge Pumps (6/9/03) Page 1201 LECTURE 120 FILTERS AND CHARGE PUMPS (READING: [4,6,9,10]) Objective The objective of this presentation is examine the circuits aspects of loop filters

More information

Successive approximation time-to-digital converter based on vernier charging method

Successive approximation time-to-digital converter based on vernier charging method LETTER Successive approximation time-to-digital converter based on vernier charging method Xin-Gang Wang 1, 2, Hai-Gang Yang 1a), Fei Wang 1, and Hui-He 2 1 Institute of Electronics, Chinese Academy of

More information

9. Datapath Design. Jacob Abraham. Department of Electrical and Computer Engineering The University of Texas at Austin VLSI Design Fall 2017

9. Datapath Design. Jacob Abraham. Department of Electrical and Computer Engineering The University of Texas at Austin VLSI Design Fall 2017 9. Datapath Design Jacob Abraham Department of Electrical and Computer Engineering The University of Texas at Austin VLSI Design Fall 2017 October 2, 2017 ECE Department, University of Texas at Austin

More information

EECS 141 F01 Lecture 17

EECS 141 F01 Lecture 17 EECS 4 F0 Lecture 7 With major inputs/improvements From Mary-Jane Irwin (Penn State) Dynamic CMOS In static circuits at every point in time (except when switching) the output is connected to either GND

More information

EE241 - Spring 2000 Advanced Digital Integrated Circuits. Announcements

EE241 - Spring 2000 Advanced Digital Integrated Circuits. Announcements EE241 - Spring 2 Advanced Digital Integrated Circuits Lecture 11 Low Power-Low Energy Circuit Design Announcements Homework #2 due Friday, 3/3 by 5pm Midterm project reports due in two weeks - 3/7 by 5pm

More information

Design of Sequential Circuits

Design of Sequential Circuits Design of Sequential Circuits Seven Steps: Construct a state diagram (showing contents of flip flop and inputs with next state) Assign letter variables to each flip flop and each input and output variable

More information

Designing Sequential Logic Circuits

Designing Sequential Logic Circuits igital Integrated Circuits (83-313) Lecture 5: esigning Sequential Logic Circuits Semester B, 2016-17 Lecturer: r. Adam Teman TAs: Itamar Levi, Robert Giterman 26 April 2017 isclaimer: This course was

More information

5. Sequential Logic x Computation Structures Part 1 Digital Circuits. Copyright 2015 MIT EECS

5. Sequential Logic x Computation Structures Part 1 Digital Circuits. Copyright 2015 MIT EECS 5. Sequential Logic 6.004x Computation Structures Part 1 igital Circuits Copyright 2015 MIT EECS 6.004 Computation Structures L5: Sequential Logic, Slide #1 Something We Can t Build (Yet) What if you were

More information

EXTENDING THE RESOLUTION OF PARALLEL DIGITAL-ANALOG CONVERTERS

EXTENDING THE RESOLUTION OF PARALLEL DIGITAL-ANALOG CONVERTERS CMOS Analog IC Design Page 10.3-1 10.3 - EXTENDING THE RESOLUTION OF PARALLEL DIGITAL-ANALOG CONVERTERS TECHNIQUE: Divide the total resolution N into k smaller sub-dacs each with a resolution of N k. Result:

More information

EE 505. Lecture 29. ADC Design. Oversampled

EE 505. Lecture 29. ADC Design. Oversampled EE 505 Lecture 29 ADC Desig Oversampled Review from Last Lecture SAR ADC V IN Sample Hold C LK V REF DAC DAC Cotroller DAC Cotroller stores estimates of iput i Successive Approximatio Register (SAR) At

More information

Digital Electronic Meters

Digital Electronic Meters Digital Electronic Meters EIE 240 Electrical and Electronic Measurement May 1, 2015 1 Digital Signal Binary or two stages: 0 (Low voltage 0-3 V) 1 (High voltage 4-5 V) Binary digit is called bit. Group

More information

A Gray Code Based Time-to-Digital Converter Architecture and its FPGA Implementation

A Gray Code Based Time-to-Digital Converter Architecture and its FPGA Implementation A Gray Code Based Time-to-Digital Converter Architecture and its FPGA Implementation Congbing Li Haruo Kobayashi Gunma University Gunma University Kobayashi Lab Outline Research Objective & Background

More information

Lecture 310 Open-Loop Comparators (3/28/10) Page 310-1

Lecture 310 Open-Loop Comparators (3/28/10) Page 310-1 Lecture 310 Open-Loop Comparators (3/28/10) Page 310-1 LECTURE 310 OPEN-LOOP COMPARATORS LECTURE ORGANIZATION Outline Characterization of comparators Dominant pole, open-loop comparators Two-pole, open-loop

More information

An 85%-Efficiency Fully Integrated 15-Ratio Recursive Switched- Capacitor DC-DC Converter with 0.1-to-2.2V Output Voltage Range

An 85%-Efficiency Fully Integrated 15-Ratio Recursive Switched- Capacitor DC-DC Converter with 0.1-to-2.2V Output Voltage Range An 85%-Efficiency Fully Integrated 15-Ratio Recursive Switched- Capacitor DC-DC Converter with 0.1-to-2.2V Output Voltage Range Loai G. Salem and Patrick P. Mercier University of California, San Diego

More information

Vectorized 128-bit Input FP16/FP32/ FP64 Floating-Point Multiplier

Vectorized 128-bit Input FP16/FP32/ FP64 Floating-Point Multiplier Vectorized 128-bit Input FP16/FP32/ FP64 Floating-Point Multiplier Espen Stenersen Master of Science in Electronics Submission date: June 2008 Supervisor: Per Gunnar Kjeldsberg, IET Co-supervisor: Torstein

More information

Mark Redekopp, All rights reserved. Lecture 1 Slides. Intro Number Systems Logic Functions

Mark Redekopp, All rights reserved. Lecture 1 Slides. Intro Number Systems Logic Functions Lecture Slides Intro Number Systems Logic Functions EE 0 in Context EE 0 EE 20L Logic Design Fundamentals Logic Design, CAD Tools, Lab tools, Project EE 357 EE 457 Computer Architecture Using the logic

More information

Lecture Outline. ESE 570: Digital Integrated Circuits and VLSI Fundamentals. Total Power. Energy and Power Optimization. Worksheet Problem 1

Lecture Outline. ESE 570: Digital Integrated Circuits and VLSI Fundamentals. Total Power. Energy and Power Optimization. Worksheet Problem 1 ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 16: March 20, 2018 Energy and Power Optimization, Design Space Exploration Lecture Outline! Energy and Power Optimization " Tradeoffs! Design

More information

Lecture 27: Latches. Final presentations May 8, 1-5pm, BWRC Final reports due May 7 Final exam, Monday, May :30pm, 241 Cory

Lecture 27: Latches. Final presentations May 8, 1-5pm, BWRC Final reports due May 7 Final exam, Monday, May :30pm, 241 Cory EE241 - Spring 2008 Advanced Digital Integrated Circuits Lecture 27: Latches Timing Announcements Wrapping-up the class: Final presentations May 8, 1-5pm, BWRC Final reports due May 7 Final exam, Monday,

More information

Integrated Circuits & Systems

Integrated Circuits & Systems Federal University of Santa Catarina Center for Technology Computer Science & Electronics Engineering Integrated Circuits & Systems INE 5442 Lecture 18 CMOS Sequential Circuits - 1 guntzel@inf.ufsc.br

More information