EE 435. Lecture 26. Data Converters. Differential Nonlinearity Spectral Performance
|
|
- Clara Henderson
- 5 years ago
- Views:
Transcription
1 EE 435 Lecture 26 Data Converters Differential Nonlinearity Spectral Performance
2 . Review from last lecture. Integral Nonlinearity (DAC) Nonideal DAC INL often expressed in LSB INL = X k INL= max OUT OF 0kN-1 X k - X LSB INL k k INL C 0 C 1 C 2 C 3 C 4 C 5 C 6 C 7 INL is often the most important parameter of a DAC INL 0 and INL N-1 are 0 (by definition) There are N-2 elements in the set of INL k that are of concern INL is almost always nominally 0 (i.e. designers try to make it 0) INL is a random variable at the design stage INL k is a random variable for 0<k<N-1 INL k and INL k+j are almost always correlated for all k,j (not incl 0, N-1) Fit Line is a random variable INL is the N-2 order statistic of a set of N-2 correlated random variables
3 . Review from last lecture. Integral Nonlinearity (ADC) Nonideal ADC Break-point INL definition XTk -X INL FTl k= 1k N-2 X LSB C 7 C 6 C 5 C 4 INL max 2kN-2 INL k C 3 C 2 C 1 C 0 INL 3 X T1 X T2 X T3 X T4XT5 X T6XT7 X FT1 X FT2 X FT3 X FT4 X FT5 X FT6 X FT7 INL can be readily measured in laboratory but often dominates test costs because of number of measurements needed when n is large INL is a random variable and is a major contributor to yield loss in many designs Expected value of INL k at k=(n-1)/2 is largest for many architectures Major effort in ADC design is in obtaining an acceptable yield
4 . Review from last lecture. INL-based ENOB ENOB = nr-1-log 2 Consider an ADC with specified resolution of n R and INL of ν LSB ½ ENOB n 1 n-1 2 n-2 4 n-3 8 n-4 16 n-5
5 Performance Characterization of Data Converters Static characteristics Resolution Least Significant Bit (LSB) Offset and Gain Errors Absolute Accuracy Relative Accuracy Integral Nonlinearity (INL) Differential Nonlinearity (DNL) Monotonicity (DAC) Missing Codes (ADC) Low-f Spurious Free Dynamic Range (SFDR) Low-f Total Harmonic Distortion (THD) Effective Number of Bits (ENOB) Power Dissipation
6 Differential Nonlinearity (DAC) Nonideal DAC Increment at code 4 (k)- (k-1) C 0 C 1 C 2 C 3 C 4 C 5 C 6 C 7 DNL(k) is the actual increment from code (k-1) to code k minus the ideal increment normalized to X LSB X k -X k-1 -X DNL k = X OUT OUT LSB LSB
7 Differential Nonlinearity (DAC) Nonideal DAC Increment at code 4 (k)- (k-1) C 0 C 1 C 2 C 3 C 4 C 5 C 6 C 7 Increment at code k is a signed quantity and will be negative if (k)< (k-1) X k -X k-1 -X DNL k = X DNL= OUT OUT LSB max 1k N-1 LSB DNL k DNL=0 for an ideal DAC
8 Monotonicity (DAC) Nonideal DAC C 0 C 1 C 2 C 3 C 4 C 5 C 6 C 7 C 0 C 1 C 2 C 3 C 4 C 5 C 6 C 7 Monotone DAC Non-monotone DAC Definition: A DAC is monotone if (k) > (k-1) for all k Theorem: A DAC is monotone if DNL(k)> -1 for all k
9 Differential Nonlinearity (DAC) Nonideal DAC Increment at code 4 (k)-(k-1) C 0 C 1 C 2 C 3 C 4 C 5 C 6 C 7 Theorem: The INL k of a DAC can be obtained from the DNL by the expression INL = k k i=1 DNL i Caution: Be careful about using this theorem to measure the INL since errors in DNL measurement (or simulation) can accumulate Corollary: DNL(k)=INL k -INL k-1
10 Differential Nonlinearity (DAC) Nonideal DAC Increment at code 4 (k)-(k-1) C 0 C 1 C 2 C 3 C 4 C 5 C 6 C 7 Theorem: If the INL of a DAC satisfies the relationship then the DAC is monotone 1 INL < X 2 LSB Note: This is a necessary but not sufficient condition for monotonicity
11 Differential Nonlinearity (ADC) Nonideal ADC C 7 C 6 Code width for code C 3 C 5 C 4 C 3 C 2 C 1 C 0 X T1 X T2 X T3 X T4XT5 X T6XT7 DNL(k) is the code width for code k ideal code width normalized to X LSB T(k+1) - Tk - LSB DNL k = X X X X LSB
12 Differential Nonlinearity (ADC) Nonideal ADC C 7 C 6 C 5 Code width for code C 3 C 4 C 3 C 2 C 1 C 0 X T1 X T2 X T3 X T4XT5 X T6XT7 T(k+1) - Tk - LSB DNL k = X X X X LSB DNL= max 2kN-1 DNL k DNL=0 for an ideal ADC Note: In some nonideal ADCs, two or more break points could cause transitions to the same code C k making the definition of DNL ambiguous
13 Monotonicity in an ADC Nonideal ADCs C 7 C 7 C 6 C 6 C 5 C 5 C 4 C 4 C 3 C 3 C 2 C 2 C 1 C 0 C 1 C 0 X T1 X T2 X T3 X T4XT5 X T6XT7 X B1 X B2 X B3 X B4 X B5 X B6XB7 Monotone ADC Nonmonotone ADC Definition: An ADC is monotone if the X ( X ) X ( X ) whenever X X OUT k OUT m k m Note: Have used X Bk instead of X Tk since more than one transition point to a given code Note: Some authors do not define monotonicity in an ADC.
14 Missing Codes (ADC) C 7 C 6 Nonideal ADCs C 7 C 6 C 5 C 5 C 4 C 4 C 3 C 3 C 2 C 2 C 1 C 0 C 1 C 0 X T1 X T2 X T3 X T4XT5 X T6XT7 X T1 X T2 X T3 X T6XT7 X T4 No missing codes One missing code Definition: An ADC has no missing codes if there are N-1 transition points and a single LSB code increment occurs at each transition point. If these criteria are not satisfied, we say the ADC has missing code(s). Note: With this definition, all codes can be present but we still say it has missing codes Note: Some authors claim that missing codes in an ADC are the counterpart to nonmonotonicity in a DAC. This association is questionable.
15 C 7 C 6 Missing Codes (ADC) Nonideal ADCs C 7 C 6 C 5 C 5 C 4 C 4 C 3 C 3 C 2 C 2 C 1 C 0 X T1 X T2 X T3 X T4 X T5 C 1 C 0 X T1 X T2 X T3 X T5 X T4 X T6XT7 Missing codes Missing code with all codes present
16 Weird Things Can Happen Nonideal ADCs C 7 C 7 C 6 C 5 C 4 C 3 C 2 C 1 C 0 C 6 C 5 C 4 C 3 C 2 C 1 X B1 X B2 X B3 X B4 X B5 X B6XB7 C 0 X T1 X T2 X T3 X T5 X T4 X T6XT7 Multiple outputs for given inputs All codes present but missing codes Be careful on definition and measurement of linearity parameters to avoid having weird behavior convolute analysis, simulation or measurements Most authors (including manufacturers) are sloppy with their definitions of data converter performance parameters and are not robust to some weird operation
17 Linearity Measurements (testing) Consider ADC V IN (t) DUT X IOUT V REF Linearity testing often based upon code density testing Code density testing: V IN (t) V IN (t) V REF V REF t t Ramp or multiple ramps often used for excitation Linearity of test signal is critical (typically 3 or 4 bits more linear than DUT)
18 Linearity Measurements (testing) Code density testing: VIN(t) VREF t V IN (t) DUT X IOUT X ˆ OUT, C V REF C 0 C N-1 First and last bins generally have many extra counts (and thus no useful information) Typically average 16 or 32 hits per code
19 Linearity Measurements (testing) Code density testing: X ˆ OUT, C N-2 i=1 C C = N-2 i Ci-C DNL i= C 0 i=0,n-2 i i ˆ INL = Ck -ic k=1 1i N-3 C DNL = max 1 i N-2 INL = max 1 i N-3 DNLi INLi C 0 C N-1 This measurement is widely used Does not keep track of order bins are filled Some weird things can occasionally happen with this approach
20 Performance Characterization of Data Converters Static characteristics Resolution Least Significant Bit (LSB) Offset and Gain Errors Absolute Accuracy Relative Accuracy Integral Nonlinearity (INL) Differential Nonlinearity (DNL) Monotonicity (DAC) Missing Codes (ADC) Low-f Spurious Free Dynamic Range (SFDR) Low-f Total Harmonic Distortion (THD) Effective Number of Bits (ENOB) Power Dissipation
21 Spectral Characterization
22 INL Often Not a Good Measure of Linearity Four identical INL with dramatically different linearity
23 Linearity Issues INL is often not adequate for predicting the linearity performance of a data converter Distortion (or lack thereof) is of major concern in many applications Distortion is generally characterized in terms of the harmonics that may appear in a waveform
24 Spectral Analysis If f(t) is periodic f(t) alternately f(t) A A T 0 A ksin kω t θ k k 1 0 a ksin t k 1 k 1 kω t b kcos kω ω 2π T A k a 2 k b 2 k Termed the Fourier Series Representation of f(t)
25 Spectral Analysis (t) Nonlinear System (weakly) (t) Often the system of interest is ideally linear but practically it is weakly nonlinear. Often the input is nearly periodic and often sinusoidal and in latter case desired output is also sinusoidal Weak nonlinearity will cause distortion of signal as it is propagated through the system Spectral analysis often used to characterize effects of the weak nonlinearity
26 Spectral Analysis If (t) X IN Nonlinear System t X sinωt θ m (t) All spectral performance metrics depend upon the sequence A k k0 Spectral performance metrics of interest: SNDR, SDR, THD, SFDR, IMOD
27 Distortion Analysis A k A k k k Often termed the DFT coefficients (will show later) Spectral lines, not a continuous function A 1 is termed the fundamental A k is termed the kth harmonic
28 Distortion Analysis A k A k k k Often ideal response will have only fundamental present and all remaining spectral terms will vanish
29 Distortion Analysis A k A k k k For a low distortion signal, the 2 nd and higher harmonics are generally much smaller than the fundamental The magnitude of the harmonics generally decrease rapidly with k for low distortion signals
30 Distortion Analysis A k k f(t) is band-limited to frequency 2π f k if A k =0 for all k>k x
31 Distortion Analysis Total Harmonic Distortion, THD THD RMS voltage in harmonics RMS voltage of fundamental THD A 2 A3 2 A 1 2 A THD k2 A A 1 2 k
32 Distortion Analysis Spurious Free Dynamic Range, SFDR The SFDR is the difference between the fundamental and the largest harmonic A k SFDR k SFDR is usually determined by either the second or third harmonic
33 Distortion Analysis In a fully differential symmetric circuit, all even harmonics are absent in the differential output! A k k
34 End of Lecture 26
EE 435. Lecture 29. Data Converters. Linearity Measures Spectral Performance
EE 435 Lecture 9 Data Converters Linearity Measures Spectral Performance Linearity Measurements (testing) Consider ADC V IN (t) DUT X IOUT V REF Linearity testing often based upon code density testing
More informationEE 435. Lecture 28. Data Converters Linearity INL/DNL Spectral Performance
EE 435 Lecture 8 Data Converters Linearity INL/DNL Spectral Performance Performance Characterization of Data Converters Static characteristics Resolution Least Significant Bit (LSB) Offset and Gain Errors
More informationEE 435. Lecture 26. Data Converters. Data Converter Characterization
EE 435 Lecture 26 Data Converters Data Converter Characterization . Review from last lecture. Data Converter Architectures n DAC R-2R (4-bits) R R R R V OUT 2R 2R 2R 2R R d 3 d 2 d 1 d 0 V REF By superposition:
More informationEE 435. Lecture 26. Data Converters. Data Converter Characterization
EE 435 Lecture 26 Data Converters Data Converter Characterization . Review from last lecture. Data Converter Architectures Large number of different circuits have been proposed for building data converters
More informationEE 230 Lecture 43. Data Converters
EE 230 Lecture 43 Data Converters Review from Last Time: Amplitude Quantization Unwanted signals in the output of a system are called noise. Distortion Smooth nonlinearities Frequency attenuation Large
More informationEE 435. Lecture 30. Data Converters. Spectral Performance
EE 435 Lecture 30 Data Converters Spectral Performance . Review from last lecture. INL Often Not a Good Measure of Linearity Four identical INL with dramatically different linearity X OUT X OUT X REF X
More informationEE 505 Lecture 10. Spectral Characterization. Part 2 of 2
EE 505 Lecture 10 Spectral Characterization Part 2 of 2 Review from last lecture Spectral Analysis If f(t) is periodic f(t) alternately f(t) = = A A ( kω t + ) 0 + Aksin θk k= 1 0 + a ksin t k= 1 k= 1
More informationEE 230 Lecture 40. Data Converters. Amplitude Quantization. Quantization Noise
EE 230 Lecture 40 Data Converters Amplitude Quantization Quantization Noise Review from Last Time: Time Quantization Typical ADC Environment Review from Last Time: Time Quantization Analog Signal Reconstruction
More informationEE 435. Lecture 36. Quantization Noise ENOB Absolute and Relative Accuracy DAC Design. The String DAC
EE 435 Lecture 36 Quantization Noise ENOB Absolute and elative Accuracy DAC Design The String DAC . eview from last lecture. Quantization Noise in ADC ecall: If the random variable f is uniformly distributed
More informationA novel Capacitor Array based Digital to Analog Converter
Chapter 4 A novel Capacitor Array based Digital to Analog Converter We present a novel capacitor array digital to analog converter(dac architecture. This DAC architecture replaces the large MSB (Most Significant
More informationEE 435. Lecture 32. Spectral Performance Windowing
EE 435 Lecture 32 Spectral Performance Windowing . Review from last lecture. Distortion Analysis T 0 T S THEOREM?: If N P is an integer and x(t) is band limited to f MAX, then 2 Am Χ mnp 1 0 m h N and
More informationData Converter Fundamentals
Data Converter Fundamentals David Johns and Ken Martin (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) slide 1 of 33 Introduction Two main types of converters Nyquist-Rate Converters Generate output
More informationPARALLEL DIGITAL-ANALOG CONVERTERS
CMOS Analog IC Design Page 10.2-1 10.2 - PARALLEL DIGITAL-ANALOG CONVERTERS CLASSIFICATION OF DIGITAL-ANALOG CONVERTERS CMOS Analog IC Design Page 10.2-2 CURRENT SCALING DIGITAL-ANALOG CONVERTERS GENERAL
More informationLecture 340 Characterization of DACs and Current Scaling DACs (5/1/10) Page 340-1
Lecture 34 Characterization of DACs and Current Scaling DACs (5//) Page 34 LECTURE 34 CHARACTERZATON OF DACS AND CURRENT SCALNG DACS LECTURE ORGANZATON Outline ntroduction Static characterization of DACs
More informationD/A Converters. D/A Examples
D/A architecture examples Unit element Binary weighted Static performance Component matching Architectures Unit element Binary weighted Segmented Dynamic element matching Dynamic performance Glitches Reconstruction
More informationAnalog and Telecommunication Electronics
Politecnico di Torino - ICT School Analog and Telecommunication Electronics D3 - A/D converters» Error taxonomy» ADC parameters» Structures and taxonomy» Mixed converters» Origin of errors 12/05/2011-1
More informationEE 505 Lecture 7. Spectral Performance of Data Converters - Time Quantization - Amplitude Quantization Clock Jitter Statistical Circuit Modeling
EE 505 Lecture 7 Spectral Performance of Data Converters - Time Quantization - Amplitude Quantization Clock Jitter Statistical Circuit Modeling . Review from last lecture. MatLab comparison: 512 Samples
More informationEEO 401 Digital Signal Processing Prof. Mark Fowler
EEO 401 Digital Signal Processing Pro. Mark Fowler Note Set #14 Practical A-to-D Converters and D-to-A Converters Reading Assignment: Sect. 6.3 o Proakis & Manolakis 1/19 The irst step was to see that
More informationEE 505. Lecture 27. ADC Design Pipeline
EE 505 Lecture 7 AD Design Pipeline Review Sampling Noise V n5 R S5 dv REF V n4 R S4 V ns V ns β= + If the ON impedance of the switches is small and it is assumed that = =, it can be shown that Vˆ IN-RMS
More informationDistortion Analysis T
EE 435 Lecture 32 Spectral Performance Windowing Spectral Performance of Data Converters - Time Quantization - Amplitude Quantization Quantization Noise . Review from last lecture. Distortion Analysis
More informationDigital to Analog Converters I
Advanced Analog Building Blocks 2 Digital to Analog Converters I Albert Comerma (PI) (comerma@physi.uni-heidelberg.de) Course web WiSe 2017 DAC parameters DACs parameters DACs non ideal effects DACs performance
More informationPipelined ADC Design. Sources of Errors. Robust Performance of Pipelined ADCs
Pipelined ADC Design Sources of Errors Robust Perforance of Pipelined ADCs 1 Review Standard Pipelined ADC Architecture V ref CLK V in S/H Stage 1 Stage 2 Stage 3 Stage k Stage -1 Stage n 1 n 2 n 3 n k
More informationResearch Article Linearity Analysis on a Series-Split Capacitor Array for High-Speed SAR ADCs
Hindawi Publishing Corporation LSI Design olume 1, Article ID 76548, 8 pages doi:1.1155/1/76548 Research Article Linearity Analysis on a Series-Split Capacitor Array for High-Speed SAR ADCs Yan Zhu, 1
More informationEE 230 Lecture 20. Nonlinear Op Amp Applications. The Comparator Nonlinear Analysis Methods
EE 230 Lecture 20 Nonlinear Op Amp Applications The Comparator Nonlinear Analysis Methods Quiz 14 What is the major purpose of compensation when designing an operatinal amplifier? And the number is? 1
More informationEE 435. Lecture 31. Absolute and Relative Accuracy DAC Design. The String DAC
EE 435 Lecure 3 Absolue and Relaive Accuracy DAC Design The Sring DAC . Review from las lecure. DFT Simulaion from Malab Quanizaion Noise DACs and ADCs generally quanize boh ampliude and ime If convering
More informationMeasurement and Instrumentation. Sampling, Digital Devices, and Data Acquisition
2141-375 Measurement and Instrumentation Sampling, Digital Devices, and Data Acquisition Basic Data Acquisition System Analog Form Analog Form Digital Form Display Physical varialble Sensor Signal conditioning
More informationir. Georgi Radulov 1, dr. ir. Patrick Quinn 2, dr. ir. Hans Hegt 1, prof. dr. ir. Arthur van Roermund 1 Eindhoven University of Technology Xilinx
Calibration of Current Steering D/A Converters ir. eorgi Radulov 1, dr. ir. Patrick Quinn 2, dr. ir. Hans Hegt 1, prof. dr. ir. Arthur van Roermund 1 1 Eindhoven University of Technology 2 Xilinx Current-steering
More informationEXTENDING THE RESOLUTION OF PARALLEL DIGITAL-ANALOG CONVERTERS
CMOS Analog IC Design Page 10.3-1 10.3 - EXTENDING THE RESOLUTION OF PARALLEL DIGITAL-ANALOG CONVERTERS TECHNIQUE: Divide the total resolution N into k smaller sub-dacs each with a resolution of N k. Result:
More informationEE 230. Lecture 4. Background Materials
EE 230 Lecture 4 Background Materials Transfer Functions Test Equipment in the Laboratory Quiz 3 If the input to a system is a sinusoid at KHz and if the output is given by the following expression, what
More informationSummary Last Lecture
EE247 Lecture 19 ADC Converters Sampling (continued) Sampling switch charge injection & clock feedthrough Complementary switch Use of dummy device Bottom-plate switching Track & hold T/H circuits T/H combined
More informationA Modeling Environment for the Simulation and Design of Charge Redistribution DACs Used in SAR ADCs
204 UKSim-AMSS 6th International Conference on Computer Modelling and Simulation A Modeling Environment for the Simulation and Design of Charge Redistribution DACs Used in SAR ADCs Stefano Brenna, Andrea
More informationEE 435. Lecture 38. DAC Design Current Steering DACs Charge Redistribution DACs ADC Design
EE 435 Lecture 38 DAC Design Current Steering DACs Charge edistribution DACs ADC Design eview from last lecture Current Steering DACs X N Binary to Thermometer ndecoder (all ON) S S N- S N V EF F nherently
More informationResearch Article Achievable ADC Performance by Postcorrection Utilizing Dynamic Modeling of the Integral Nonlinearity
Hindawi Publishing Corporation EURASIP Journal on Advances in Signal Processing Volume 008, Article ID 49787, 0 pages doi:055/008/49787 Research Article Achievable ADC Performance by Postcorrection Utilizing
More informationEE247 Lecture 16. Serial Charge Redistribution DAC
EE47 Lecture 16 D/A Converters D/A examples Serial charge redistribution DAC Practical aspects of current-switch DACs Segmented current-switch DACs DAC self calibration techniques Current copiers Dynamic
More informationEE 230 Lecture 25. Waveform Generators. - Sinusoidal Oscillators The Wein-Bridge Structure
EE 230 Lecture 25 Waveform Generators - Sinusoidal Oscillators The Wein-Bridge Structure Quiz 9 The circuit shown has been proposed as a sinusoidal oscillator. Determine the oscillation criteria and the
More informationAnalog and Telecommunication Electronics
Politecnico di Torino Electronic Eng. Master Degree Analog and Telecommunication Electronics D2 - DAC taxonomy and errors» Static and dynamic parameters» DAC taxonomy» DAC circuits» Error sources AY 2015-16
More informationEE 505 Lecture 8. Clock Jitter Statistical Circuit Modeling
EE 505 Lecture 8 Clock Jitter Statistical Circuit Modeling Spectral Characterization of Data Converters Distortion Analysis Time Quantization Effects of DACs of ADCs Amplitude Quantization Effects of DACs
More information(Refer Slide Time: 01:30)
Networks and Systems Prof V.G K.Murti Department of Electrical Engineering Indian Institute of Technology, Madras Lecture - 11 Fourier Series (5) Continuing our discussion of Fourier series today, we will
More informationPipelined A/D Converters
EE247 Lecture 2 AC Converters Pipelined ACs EECS 247 Lecture 2: ata Converters 24 H.K. Page Pipelined A/ Converters Ideal operation Errors and correction Redundancy igital calibration Implementation Practical
More informationELEN 610 Data Converters
Spring 04 S. Hoyos - EEN-60 ELEN 60 Data onverters Sebastian Hoyos Texas A&M University Analog and Mixed Signal Group Spring 04 S. Hoyos - EEN-60 Electronic Noise Signal to Noise ratio SNR Signal Power
More informationA Nonlinear Dynamic S/H-ADC Device Model Based on a Modified Volterra Series: Identification Procedure and Commercial CAD Tool Implementation
IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, VOL. 52, NO. 4, AUGUST 2003 1129 A Nonlinear Dynamic S/H-ADC Device Model Based on a Modified Volterra Series: Identification Procedure and Commercial
More informationConventional Wisdom Benefits and Consequences of Annealing Understanding of Engineering Principles
EE 508 Lecture 41 Conventional Wisdom Benefits and Consequences of Annealing Understanding of Engineering Principles by Randy Geiger Iowa State University Review from last lecture Conventional Wisdom:
More informationLecture 4, Noise. Noise and distortion
Lecture 4, Noise Noise and distortion What did we do last time? Operational amplifiers Circuit-level aspects Simulation aspects Some terminology Some practical concerns Limited current Limited bandwidth
More informationDirect and Indirect Methods of ENOB Evaluation and Analysis. Anatoliy Platonov, Łukasz Małkiewicz
Direct and direct Methods of ENOB Evaluation and Analysis Anatoliy Platonov, Łuasz Małiewicz Warsaw University of Technology, Faculty of Electronics and formation Technologies, stitute of Electronic Systems,
More informationFourier series. XE31EO2 - Pavel Máša. Electrical Circuits 2 Lecture1. XE31EO2 - Pavel Máša - Fourier Series
Fourier series Electrical Circuits Lecture - Fourier Series Filtr RLC defibrillator MOTIVATION WHAT WE CAN'T EXPLAIN YET Source voltage rectangular waveform Resistor voltage sinusoidal waveform - Fourier
More informationEE 435. Lecture 25. Data Converters. Architectures. Characterization
EE 435 Lecture 5 Data Coverters Architectures Characterizatio . eview from last lecture. Data Coverters Types: A/D (Aalog to Digital) Coverts Aalog Iput to a Digital Output D/A (Digital to Aalog) Coverts
More informationEdited By : Engr. Muhammad Muizz bin Mohd Nawawi
Edited By : Engr. Muhammad Muizz bin Mohd Nawawi In an electronic circuit, a combination of high voltage (+5V) and low voltage (0V) is usually used to represent a binary number. For example, a binary number
More informationAccurate Fourier Analysis for Circuit Simulators
Accurate Fourier Analysis for Circuit Simulators Kenneth S. Kundert Cadence Design Systems (Based on Presentation to CICC 94) Abstract A new approach to Fourier analysis within the context of circuit simulation
More informationComputational Methods CMSC/AMSC/MAPL 460. Fourier transform
Computational Methods CMSC/AMSC/MAPL 460 Fourier transform Ramani Duraiswami, Dept. of Computer Science Several slides from Prof. Healy s course at UMD Fourier Methods Fourier analysis ( harmonic analysis
More informationFORMAL DEFINITION AND PROPERTIES OF FEB-BASED ENOB OF INTELLIGENT CYCLIC ADC. Keywords: A/D resolution, ENOB, intelligent cyclic A/D converters
METROLOGY AND MEASUREMENT SYSTEMS VOL. XV, NUMBER 3 (2008) ANATOLIY A. PLATONOV, ŁUKASZ MAłKIEWICZ, KONRAD JĘDRZEJEWSKI Warsaw University of Technology Faculty of Electronics and Information Technology,
More informationMath 231E, Lecture 25. Integral Test and Estimating Sums
Math 23E, Lecture 25. Integral Test and Estimating Sums Integral Test The definition of determining whether the sum n= a n converges is:. Compute the partial sums s n = a k, k= 2. Check that s n is a convergent
More informationEE 435 Lecture 44. Switched-Capacitor Amplifiers Other Integrated Filters
EE 435 Lecture 44 Switched-Capacitor Amplifiers Other Integrated Filters Switched-Capacitor Amplifiers Noninverting Amplifier Inverting Amplifier C A V = C C A V = - C Accurate control of gain is possible
More informationTopic 7. Convolution, Filters, Correlation, Representation. Bryan Pardo, 2008, Northwestern University EECS 352: Machine Perception of Music and Audio
Topic 7 Convolution, Filters, Correlation, Representation Short time Fourier Transform Break signal into windows Calculate DFT of each window The Spectrogram spectrogram(y,1024,512,1024,fs,'yaxis'); A
More informationEE 505 Lecture 11. Statistical Circuit Modeling. R-string Example Offset Voltages
EE 505 Lecture 11 Statistical Circuit Modeling -string Example Offset oltages eview from previous lecture: Current Steering DAC Statistical Characterization Binary Weighted IL b= 1 1 IGk 1 1 I
More informationDAC10* PRODUCT PAGE QUICK LINKS Last Content Update: 02/23/2017
* PRODUCT PAGE QUICK LINKS Last Content Update: 0/3/07 COMPARABLE PARTS View a parametric search of comparable parts. DOCUMENTATION Data Sheet : 0-Bit Current-Out DAC Data Sheet REFERENCE MATERIALS Solutions
More informationExtremely small differential non-linearity in a DMOS capacitor based cyclic ADC for CMOS image sensors
Extremely small differential non-linearity in a DMOS capacitor based cyclic ADC for CMOS image sensors Zhiheng Wei 1a), Keita Yasutomi ) and Shoji Kawahito b) 1 Graduate School of Science and Technology,
More informationSistemas de Aquisição de Dados. Mestrado Integrado em Eng. Física Tecnológica 2016/17 Aula 3, 3rd September
Sistemas de Aquisição de Dados Mestrado Integrado em Eng. Física Tecnológica 2016/17 Aula 3, 3rd September The Data Converter Interface Analog Media and Transducers Signal Conditioning Signal Conditioning
More informationAnalog Digital Sampling & Discrete Time Discrete Values & Noise Digital-to-Analog Conversion Analog-to-Digital Conversion
Analog Digital Sampling & Discrete Time Discrete Values & Noise Digital-to-Analog Conversion Analog-to-Digital Conversion 6.082 Fall 2006 Analog Digital, Slide Plan: Mixed Signal Architecture volts bits
More informationEE 230 Lecture 24. Waveform Generators. - Sinusoidal Oscillators
EE 230 Lecture 24 Waveform Generators - Sinusoidal Oscillators Quiz 18 Determine the characteristic equation for the following network without adding an excitation. C R L And the number is? 1 3 8 2? 6
More informationHigh-Speed, High-Resolution, Radiation-Tolerant SAR ADC for Particle Physics Experiments
Erik Jonsson School of Engineering & Computer Science High-Speed, High-Resolution, Radiation-Tolerant SAR ADC for Particle Physics Experiments Yun Chiu Erik Jonsson Distinguished Professor Texas Analog
More informationEE 505 Lecture 10. Statistical Circuit Modeling
EE 505 Lecture 10 Statistical Circuit Modeling Amplifier Gain Accuracy eview from previous lecture: - + String DAC Statistical Performance eview from previous lecture: esistors are uncorrelated but identically
More informationDEPARTMENT OF INFORMATION AND COMMUNICATION TECHNOLOGY
UNIVERSITY OF TRENTO DEPARTMENT OF INFORMATION AND COMMUNICATION TECHNOLOGY 38050 Povo Trento Italy, Via Sommarive 14 http://www.dit.unitn.it A RISKS ASSESSMENT AND CONFORMANCE TESTING OF ANALOG-TO-DIGITAL
More informationSlide Set Data Converters. Digital Enhancement Techniques
0 Slide Set Data Converters Digital Enhancement Techniques Introduction Summary Error Measurement Trimming of Elements Foreground Calibration Background Calibration Dynamic Matching Decimation and Interpolation
More informationFourier Analysis of Signals Using the DFT
Fourier Analysis of Signals Using the DFT ECE 535 Lecture April 29, 23 Overview: Motivation Many applications require analyzing the frequency content of signals Speech processing study resonances of vocal
More informationECEN 610 Mixed-Signal Interfaces
ECEN 610 Mixed-Signal Interfaces Sebastian Hoyos Texas A&M University Analog and Mixed Signal Group Spring 014 S. Hoyos-ECEN-610 1 Sample-and-Hold Spring 014 S. Hoyos-ECEN-610 ZOH vs. Track-and-Hold V(t)
More informationLecture 10: Grid Faults and Disturbances
/ 2 Lecture : Grid Faults and Disturbances ELEC-E842 Control of Electric Drives and Power Converters (5 ECTS) Jarno Kukkola and Marko Hinkkanen Spring 27 2 / 2 Learning Outcomes After this lecture you
More information2 Simulation exercise 2
2 Simulation exercise 2 2. Basic AC theory This home assignment is intended to improve a students knowledge and computation skills on complex numbers and AC theory. The content of this home assignment
More informationControl Engineering BDA30703
Control Engineering BDA30703 Lecture 3: Performance characteristics of an instrument Prepared by: Ramhuzaini bin Abd. Rahman Expected Outcomes At the end of this lecture, students should be able to; 1)
More informationSeminar: D. Jeon, Energy-efficient Digital Signal Processing Hardware Design Mon Sept 22, 9:30-11:30am in 3316 EECS
EECS 452 Lecture 6 Today: Announcements: Rounding and quantization Analog to digital conversion Lab 3 starts next week Hw3 due on tuesday Project teaming meeting: today 7-9PM, Dow 3150 My new office hours:
More informationGATE EE Topic wise Questions SIGNALS & SYSTEMS
www.gatehelp.com GATE EE Topic wise Questions YEAR 010 ONE MARK Question. 1 For the system /( s + 1), the approximate time taken for a step response to reach 98% of the final value is (A) 1 s (B) s (C)
More informationAcoustic Research Institute ARI
Austrian Academy of Sciences Acoustic Research Institute ARI System Identification in Audio Engineering P. Majdak piotr@majdak.com Institut für Schallforschung, Österreichische Akademie der Wissenschaften;
More informationIntroduction three-phase diode bridge rectifier
Introduction three-phase diode bridge rectifier what is this all about? v A D1 D3 D5 + i OUT v OUT D2 D4 D6 v B i 1 i 2 i 3 + + + v 1 v 2 v 3 input voltages v 1 = V m cos (ω 0 t) ( v 2 = V m cos ω 0 t
More informationSHM-14 Ultra-Fast, 14-Bit Linear Monolithic Sample-Hold Amplifiers
INNOVATION and EX C ELL E N C E Ultra-Fast, 1-Bit Linear Monolithic Sample-Hold Amplifiers FEATURES Fast acquisition time: 10ns to ±0.1% 0ns to ±0.0% ns to ±0.01% ±0.001% Nonlinearity 6µV rms output noise
More informationFigure Circuit for Question 1. Figure Circuit for Question 2
Exercises 10.7 Exercises Multiple Choice 1. For the circuit of Figure 10.44 the time constant is A. 0.5 ms 71.43 µs 2, 000 s D. 0.2 ms 4 Ω 2 Ω 12 Ω 1 mh 12u 0 () t V Figure 10.44. Circuit for Question
More informationBehavioral Model of Split Capacitor Array DAC for Use in SAR ADC Design
Behavioral Model of Split Capacitor Array DAC for Use in SAR ADC Design PC.SHILPA 1, M.H PRADEEP 2 P.G. Scholar (M. Tech), Dept. of ECE, BITIT College of Engineering, Anantapur Asst Professor, Dept. of
More informationBEHAVIORAL MODEL OF SPLIT CAPACITOR ARRAY DAC FOR USE IN SAR ADC DESIGN
BEHAVIORAL MODEL OF SPLIT CAPACITOR ARRAY DAC FOR USE IN SAR ADC DESIGN 1 P C.SHILPA, 2 M.H PRADEEP 1 P.G. Scholar (M. Tech), Dept. of ECE, BITIT College of Engineering, Anantapur 2 Asst Professor, Dept.
More informationModeling All-MOS Log-Domain Σ A/D Converters
DCIS 04 Modeling All-MOS Log Σ ADCs Intro Circuits Modeling Example Conclusions 1/22 Modeling All-MOS Log-Domain Σ A/D Converters X.Redondo 1, J.Pallarès 2 and F.Serra-Graells 1 1 Institut de Microelectrònica
More informationFourier transform. XE31EO2 - Pavel Máša. EO2 Lecture 2. XE31EO2 - Pavel Máša - Fourier Transform
Fourier transform EO2 Lecture 2 Pavel Máša - Fourier Transform INTRODUCTION We already know complex form of Fourier series f(t) = 1X k= 1 A k e jk! t A k = 1 T Series frequency spectra is discrete Circuits
More informationErrata of CMOS Analog Circuit Design 2 nd Edition By Phillip E. Allen and Douglas R. Holberg
Errata 2 nd Ed. (5/22/2) Page Errata of CMOS Analog Circuit Design 2 nd Edition By Phillip E. Allen and Douglas R. Holberg Page Errata 82 Line 4 after figure 3.2-3, CISW CJSW 88 Line between Eqs. (3.3-2)
More informationExperimental verification of different models of the ADC transfer function. Petr Suchanek, David Slepicka, Vladimir Haasz
Experimental verification of different models of the ADC transfer function Petr Suchanek, David Slepicka, Vladimir Haasz Czech Technical University in Prague, Faculty of Electrical Engineering Technická,
More informationAspects of Continuous- and Discrete-Time Signals and Systems
Aspects of Continuous- and Discrete-Time Signals and Systems C.S. Ramalingam Department of Electrical Engineering IIT Madras C.S. Ramalingam (EE Dept., IIT Madras) Networks and Systems 1 / 45 Scaling the
More informationNyquist-Rate D/A Converters. D/A Converter Basics.
Nyquist-Rate D/A Converters David Johns and Ken Martin (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) slide 1 of 20 D/A Converter Basics. B in D/A is a digital signal (or word), B in b i B in = 2 1
More informationRIB. ELECTRICAL ENGINEERING Analog Electronics. 8 Electrical Engineering RIB-R T7. Detailed Explanations. Rank Improvement Batch ANSWERS.
8 Electrical Engineering RIB-R T7 Session 08-9 S.No. : 9078_LS RIB Rank Improvement Batch ELECTRICL ENGINEERING nalog Electronics NSWERS. (d) 7. (a) 3. (c) 9. (a) 5. (d). (d) 8. (c) 4. (c) 0. (c) 6. (b)
More informationsine wave fit algorithm
TECHNICAL REPORT IR-S3-SB-9 1 Properties of the IEEE-STD-57 four parameter sine wave fit algorithm Peter Händel, Senior Member, IEEE Abstract The IEEE Standard 57 (IEEE-STD-57) provides algorithms for
More informationME 563 HOMEWORK # 7 SOLUTIONS Fall 2010
ME 563 HOMEWORK # 7 SOLUTIONS Fall 2010 PROBLEM 1: Given the mass matrix and two undamped natural frequencies for a general two degree-of-freedom system with a symmetric stiffness matrix, find the stiffness
More informationA/D Converters Nonlinearity Measurement and Correction by Frequency Analysis and Dither
1200 IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, VOL. 52, NO. 4, AUGUST 2003 A/D Converters Nonlinearity Measurement and Correction by Frequency Analysis and Dither Francesco Adamo, Filippo Attivissimo,
More informationLecture 32. Lidar Error and Sensitivity Analysis
Lecture 3. Lidar Error and Sensitivity Analysis Introduction Accuracy in lidar measurements Precision in lidar measurements Error analysis for Na Doppler lidar Sensitivity analysis Summary 1 Errors vs.
More informationECE2210 Final given: Spring 08
ECE Final given: Spring 0. Note: feel free to show answers & work right on the schematic 1. (1 pts) The ammeter, A, reads 30 ma. a) The power dissipated by R is 0.7 W, what is the value of R. Assume that
More informationLecture 6: Time-Dependent Behaviour of Digital Circuits
Lecture 6: Time-Dependent Behaviour of Digital Circuits Two rather different quasi-physical models of an inverter gate were discussed in the previous lecture. The first one was a simple delay model. This
More informationDigital Circuits, Binary Numbering, and Logic Gates Cornerstone Electronics Technology and Robotics II
Digital Circuits, Binary Numbering, and Logic Gates Cornerstone Electronics Technology and Robotics II Administration: o Prayer Electricity and Electronics, Section 20.1, Digital Fundamentals: o Fundamentals:
More informationREACTANCE. By: Enzo Paterno Date: 03/2013
REACTANCE REACTANCE By: Enzo Paterno Date: 03/2013 5/2007 Enzo Paterno 1 RESISTANCE - R i R (t R A resistor for all practical purposes is unaffected by the frequency of the applied sinusoidal voltage or
More informationAN8814SB. 4-channel driver IC for optical disk drive. ICs for Compact Disc/CD-ROM Player. Overview. Features. Applications.
AN884SB 4-channel driver IC for optical disk drive Overview The AN884SB is a BTL system 4-channel driver and is encapsulated in the SMD package which excels in heat radiation characteristic. 8.4±0. (5.5)
More informationQ: Examine the relationship between X and the Next state. How would you describe this circuit? A: An inverter which is synched with a clock signal.
/2/2 OF 7 Next, let s reverse engineer a T-Flip flop Prob. (Pg 529) Note that whenever T is equal to, there is a state change, otherwise, there isn t. In this circuit, (x) determines whether the output
More informationCMOS Cross Section. EECS240 Spring Dimensions. Today s Lecture. Why Talk About Passives? EE240 Process
EECS240 Spring 202 CMOS Cross Section Metal p - substrate p + diffusion Lecture 2: CMOS Technology and Passive Devices Poly n - well n + diffusion Elad Alon Dept. of EECS EECS240 Lecture 2 4 Today s Lecture
More informationEE 435. Lecture 16. Compensation Systematic Two-Stage Op Amp Design
EE 435 Lecture 6 Compensation Systematic Two-Stage Op Amp Design Review from last lecture Review of Basic Concepts Pole Locations and Stability Theorem: A system is stable iff all closed-loop poles lie
More informationApplication Note AN37. Noise Histogram Analysis. by John Lis
AN37 Application Note Noise Histogram Analysis by John Lis NOISELESS, IDEAL CONVERTER OFFSET ERROR σ RMS NOISE HISTOGRAM OF SAMPLES PROBABILITY DISTRIBUTION FUNCTION X PEAK-TO-PEAK NOISE Crystal Semiconductor
More informationUNISONIC TECHNOLOGIES CO., LTD TDA7269
UNISONIC TECHNOLOGIES CO., LTD TDA7269 14W+14W STEREO AMPLIFIER WITH MUTE & STAND-BY DESCRIPTION The UTC TDA7269 is a stereo 14+14W class AB Dual Audio Power amplifier with mute and ST-BY control. This
More informationEA2.3 - Electronics 2 1
In the previous lecture, I talked about the idea of complex frequency s, where s = σ + jω. Using such concept of complex frequency allows us to analyse signals and systems with better generality. In this
More informationSistemas de Aquisição de Dados. Mestrado Integrado em Eng. Física Tecnológica 2015/16 Aula 6-26 de Outubro
Sistemas de Aquisição de Dados Mestrado Integrado em Eng. Física Tecnológica 2015/16 Aula 6-26 de Outubro Flash Decoder Thermometer code Wired NOR based decoder 2 Successive Approximation ADC (SAR) CONVERT
More informationProject Components. MC34063 or equivalent. Bread Board. Energy Systems Research Laboratory, FIU
Project Components MC34063 or equivalent Bread Board PSpice Software OrCAD designer Lite version http://www.cadence.com/products/orcad/pages/downloads.aspx#pspice More Details on the Introduction CONVERTER
More information