EE 435. Lecture 26. Data Converters. Data Converter Characterization

Size: px
Start display at page:

Download "EE 435. Lecture 26. Data Converters. Data Converter Characterization"

Transcription

1 EE 435 Lecture 26 Data Converters Data Converter Characterization

2 . Review from last lecture. Data Converter Architectures n DAC R-2R (4-bits) R R R R V OUT 2R 2R 2R 2R R d 3 d 2 d 1 d 0 V REF By superposition: d V =V d +V d +V d +V d = V V 3 4 k 4-k OUT REF 3 REF 2 REF 1 REF 0 REF 4-k REF k k=0 2 k=1 2 d

3 . Review from last lecture. Performance Characterization of Data Converters Static characteristics Resolution Least Significant Bit (LSB) Offset and Gain Errors Absolute Accuracy Relative Accuracy Integral Nonlinearity (INL) Differential Nonlinearity (DNL) Monotonicity (DAC) Missing Codes (ADC) Low-f Spurious Free Dynamic Range (SFDR) Low-f Total Harmonic Distortion (THD) Effective Number of Bits (ENOB) Power Dissipation

4 . Review from last lecture. Performance Characterization of Data Converters Dynamic characteristics Conversion Time or Conversion Rate (ADC) Settling time or Clock Rate (DAC) Sampling Time Uncertainty (aperture uncertainty or aperture jitter) Dynamic Range Spurious Free Dynamic Range (SFDR) Total Harmonic Distortion (THD) Signal to Noise Ratio (SNR) Signal to Noise and Distortion Ratio (SNDR) Sparkle Characteristics Effective Number of Bits (ENOB)

5 . Review from last lecture. Performance Characterization of Data Converters What is meant by low frequency? Operation at frequencies so low that further decreases in frequency cause no further changes in a parameter of interest Low frequency operation is often termed Pseudostatic operation

6 . Review from last lecture. Low-frequency or Pseudo-Static Performance Paramater Pseudo-Static Region f

7 Performance Characterization of Data Converters Static characteristics Resolution Least Significant Bit (LSB) Offset and Gain Errors Absolute Accuracy Relative Accuracy Integral Nonlinearity (INL) Differential Nonlinearity (DNL) Monotonicity (DAC) Missing Codes (ADC) Low-f Spurious Free Dynamic Range (SFDR) Low-f Total Harmonic Distortion (THD) Effective Number of Bits (ENOB) Power Dissipation

8 Performance Characterization Resolution Number of distinct analog levels in an ADC Number of digital output codes in A/D In most cases this is a power of 2 If a converter can resolve 2 n levels, then we term it an n-bit converter 2 n analog outputs for an n-bit DAC 2 n -1 transition points for an n-bit ADC Resolution is often determined by architecture and thus not measured Effective resolution can be defined and measured If N levels can be resolved for an DAC then logn n EQ= log2 If N-1 transition points in an ADC, then logn n EQ= log2

9 Performance Characterization Least Significant Bit n Assume N = 2 Generally Defined by Manufacturer to be X LSB = /N Effective Value of LSB can be Measured For DAC: X LSB is equal to the maximum increment in the output for a single bit change in the Boolean input For ADC: X LSB is equal to the maximum distance between two adjacent transition points

10 Offset Performance Characterization For DAC the offset is (assuming 0 is ideal value of (<0, 0>) (<0,, 0>) - absolute X OUT 0,...,0 X LSB - in LSB Offset C 0 C 1 C 2 C 3 C 4 C 5 C 6 C 7 (If ideal value of (<0, 0>) 0, offset is shift from ideal value at <0, 0>)

11 Offset Performance Characterization (for DAC) Offset C 0 C 1 C 2 C 3 C 4 C 5 C 6 C 7 Offset strongly (totally) dependent upon performance at a single point Probably more useful to define relative to a fit of the data

12 Offset Performance Characterization (for DAC) Offset C 0 C 1 C 2 C 3 C 4 C 5 C 6 C 7 Offset relative to fit of data

13 Offset Performance Characterization For ADC the offset is X T1 -X LSB X X X T1 LSB LSB C 7 (assuming X LSB is the ideal first transition point) - absolute - in LSB C 6 C 5 C 4 C 3 C 2 C 1 X LSB C 0 X T1 X OFFSET (If ideal first transition point is not X LSB, offset is shift from ideal)

14 Performance Characterization Offset For ADC the offset is C 7 C 6 C 5 C 4 C 3 C 2 C 1 X LSB C 0 X T1 X OFFSET Offset strongly (totally) dependent upon performance at a single point Probably more useful to define relative to a fit of the data

15 Performance Characterization Offset For ADC the offset is C 7 C 6 C 5 C 4 C 3 Fit Line C 2 C 1 C 0 X LSB X OFFSET Offset relative to fit of data

16 Performance Characterization Gain and Gain Error For DAC Ideal Output Actual Output Gain Error C 0 C 1 C 2 C 3 C 4 C 5 C 6 C 7 Gain error determined after offset is subtracted from output

17 Performance Characterization Gain and Gain Error For ADC C 7 C 6 Actual Output Ideal Output C 5 C 4 C 3 Gain Error C 2 C 1 C 0 X LSB Gain error determined after offset is subtracted from output

18 Performance Characterization Gain and Offset Errors Fit line would give better indicator of error in gain but less practical to obtain in test Gain and Offset errors of little concern in many applications Performance often nearly independent of gain and offset errors Can be trimmed in field if gain or offset errors exist.

19 Integral Nonlinearity (DAC) Nonideal DAC C 0 C 1 C 2 C 3 C 4 C 5 C 6 C 7

20 Integral Nonlinearity (DAC) Nonideal DAC End Point Fit LIne X OF (k) C 0 C 1 C 2 C 3 C 4 C 5 C 6 C 7 XOF X m= N-1 -X 0 OUT OUT N-1 k = mk+ XOUT 0

21 Integral Nonlinearity (DAC) Nonideal DAC (k)-x OF (k) C 0 C 1 C 2 C 3 C 4 C 5 C 6 C 7 k OUT OF INL = X k -X k INL= max 0 k N-1 INL k

22 Integral Nonlinearity (DAC) Nonideal DAC INL C 0 C 1 C 2 C 3 C 4 C 5 C 6 C 7

23 Integral Nonlinearity (DAC) Nonideal DAC INL often expressed in LSB INL = X k INL= max OUT OF 0 k N-1 X k - X LSB INL k k INL C 0 C 1 C 2 C 3 C 4 C 5 C 6 C 7 INL is often the most important parameter of a DAC INL 0 and INL N-1 are 0 (by definition) There are N-2 elements in the set of INL k that are of concern INL is almost always nominally 0 (i.e. designers try to make it 0) INL is a random variable at the design stage INL k is a random variable for 0<k<N-1 INL k and INL k+j are almost always correlated for all k,j (not incl 0, N-1) Fit Line is a random variable INL is the N-2 order statistic of a set of N-2 correlated random variables

24 Integral Nonlinearity (DAC) Nonideal DAC INL C 0 C 1 C 2 C 3 C 4 C 5 C 6 C 7 At design stage, INL characterized by standard deviation of the random variable Closed-form expressions for INL almost never exist because PDF of order statistics of correlated random variables is extremely complicated Simulation of INL very time consuming if n is very large (large sample size required to establish reasonable level of confidence) Model parameters become random variables Process parameters affect multiple model parameters causing model parameter correlation Simulation times can become very large INL can be readily measured in laboratory but often dominates test costs because of number of measurements needed when n is large Expected value of INL k at k=(n-1)/2 is largest for many architectures Major effort in DAC design is in obtaining acceptable yield!

25 ENOB of DAC Nonideal DAC INL C 0 C 1 C 2 C 3 C 4 C 5 C 6 C 7 Concept of Equivalent Number of Bits (ENOB) is to assess performance of an actual DAC to that of an ideal DAC at an equivalent resolution level Several different definitions of ENOB exist for a DAC Here will define ENOB as determined by the actual INL performance Will use subscript to define this ENOB, e.g. ENOB INL

26 ENOB INL of DAC Nonideal DAC Premise: A good DAC is often designed so that the INL is equal to ½ LSB. Thus will assume that if an n-bit DAC has an INL of ½ LSB that the ENOB INL =n. INL C 0 C 1 C 2 C 3 C 4 C 5 C 6 C 7 Thus define the effective number of bits, n EFF by the expression INL V REF neff neff where INL is in volts 1 n EFF VREF ENOBINL log2 1 INL Thus, if an n-bit DAC has an INL of ½ LSB n VREF 2 V LSB n 1 ENOBINL log2 1 log2 1 log2 2 1 INL VLSB 2 n

27 End of Lecture 26

EE 435. Lecture 26. Data Converters. Data Converter Characterization

EE 435. Lecture 26. Data Converters. Data Converter Characterization EE 435 Lecture 26 Data Converters Data Converter Characterization . Review from last lecture. Data Converter Architectures Large number of different circuits have been proposed for building data converters

More information

EE 435. Lecture 26. Data Converters. Differential Nonlinearity Spectral Performance

EE 435. Lecture 26. Data Converters. Differential Nonlinearity Spectral Performance EE 435 Lecture 26 Data Converters Differential Nonlinearity Spectral Performance . Review from last lecture. Integral Nonlinearity (DAC) Nonideal DAC INL often expressed in LSB INL = X k INL= max OUT OF

More information

EE 230 Lecture 43. Data Converters

EE 230 Lecture 43. Data Converters EE 230 Lecture 43 Data Converters Review from Last Time: Amplitude Quantization Unwanted signals in the output of a system are called noise. Distortion Smooth nonlinearities Frequency attenuation Large

More information

EE 435. Lecture 29. Data Converters. Linearity Measures Spectral Performance

EE 435. Lecture 29. Data Converters. Linearity Measures Spectral Performance EE 435 Lecture 9 Data Converters Linearity Measures Spectral Performance Linearity Measurements (testing) Consider ADC V IN (t) DUT X IOUT V REF Linearity testing often based upon code density testing

More information

EE 435. Lecture 28. Data Converters Linearity INL/DNL Spectral Performance

EE 435. Lecture 28. Data Converters Linearity INL/DNL Spectral Performance EE 435 Lecture 8 Data Converters Linearity INL/DNL Spectral Performance Performance Characterization of Data Converters Static characteristics Resolution Least Significant Bit (LSB) Offset and Gain Errors

More information

EE 230 Lecture 40. Data Converters. Amplitude Quantization. Quantization Noise

EE 230 Lecture 40. Data Converters. Amplitude Quantization. Quantization Noise EE 230 Lecture 40 Data Converters Amplitude Quantization Quantization Noise Review from Last Time: Time Quantization Typical ADC Environment Review from Last Time: Time Quantization Analog Signal Reconstruction

More information

EE 435. Lecture 36. Quantization Noise ENOB Absolute and Relative Accuracy DAC Design. The String DAC

EE 435. Lecture 36. Quantization Noise ENOB Absolute and Relative Accuracy DAC Design. The String DAC EE 435 Lecture 36 Quantization Noise ENOB Absolute and elative Accuracy DAC Design The String DAC . eview from last lecture. Quantization Noise in ADC ecall: If the random variable f is uniformly distributed

More information

A novel Capacitor Array based Digital to Analog Converter

A novel Capacitor Array based Digital to Analog Converter Chapter 4 A novel Capacitor Array based Digital to Analog Converter We present a novel capacitor array digital to analog converter(dac architecture. This DAC architecture replaces the large MSB (Most Significant

More information

Data Converter Fundamentals

Data Converter Fundamentals Data Converter Fundamentals David Johns and Ken Martin (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) slide 1 of 33 Introduction Two main types of converters Nyquist-Rate Converters Generate output

More information

Lecture 340 Characterization of DACs and Current Scaling DACs (5/1/10) Page 340-1

Lecture 340 Characterization of DACs and Current Scaling DACs (5/1/10) Page 340-1 Lecture 34 Characterization of DACs and Current Scaling DACs (5//) Page 34 LECTURE 34 CHARACTERZATON OF DACS AND CURRENT SCALNG DACS LECTURE ORGANZATON Outline ntroduction Static characterization of DACs

More information

EEO 401 Digital Signal Processing Prof. Mark Fowler

EEO 401 Digital Signal Processing Prof. Mark Fowler EEO 401 Digital Signal Processing Pro. Mark Fowler Note Set #14 Practical A-to-D Converters and D-to-A Converters Reading Assignment: Sect. 6.3 o Proakis & Manolakis 1/19 The irst step was to see that

More information

Research Article Linearity Analysis on a Series-Split Capacitor Array for High-Speed SAR ADCs

Research Article Linearity Analysis on a Series-Split Capacitor Array for High-Speed SAR ADCs Hindawi Publishing Corporation LSI Design olume 1, Article ID 76548, 8 pages doi:1.1155/1/76548 Research Article Linearity Analysis on a Series-Split Capacitor Array for High-Speed SAR ADCs Yan Zhu, 1

More information

EE 435. Lecture 25. Data Converters. Architectures. Characterization

EE 435. Lecture 25. Data Converters. Architectures. Characterization EE 435 Lecture 5 Data Coverters Architectures Characterizatio . eview from last lecture. Data Coverters Types: A/D (Aalog to Digital) Coverts Aalog Iput to a Digital Output D/A (Digital to Aalog) Coverts

More information

EE 505 Lecture 7. Spectral Performance of Data Converters - Time Quantization - Amplitude Quantization Clock Jitter Statistical Circuit Modeling

EE 505 Lecture 7. Spectral Performance of Data Converters - Time Quantization - Amplitude Quantization Clock Jitter Statistical Circuit Modeling EE 505 Lecture 7 Spectral Performance of Data Converters - Time Quantization - Amplitude Quantization Clock Jitter Statistical Circuit Modeling . Review from last lecture. MatLab comparison: 512 Samples

More information

PARALLEL DIGITAL-ANALOG CONVERTERS

PARALLEL DIGITAL-ANALOG CONVERTERS CMOS Analog IC Design Page 10.2-1 10.2 - PARALLEL DIGITAL-ANALOG CONVERTERS CLASSIFICATION OF DIGITAL-ANALOG CONVERTERS CMOS Analog IC Design Page 10.2-2 CURRENT SCALING DIGITAL-ANALOG CONVERTERS GENERAL

More information

Digital to Analog Converters I

Digital to Analog Converters I Advanced Analog Building Blocks 2 Digital to Analog Converters I Albert Comerma (PI) (comerma@physi.uni-heidelberg.de) Course web WiSe 2017 DAC parameters DACs parameters DACs non ideal effects DACs performance

More information

EXTENDING THE RESOLUTION OF PARALLEL DIGITAL-ANALOG CONVERTERS

EXTENDING THE RESOLUTION OF PARALLEL DIGITAL-ANALOG CONVERTERS CMOS Analog IC Design Page 10.3-1 10.3 - EXTENDING THE RESOLUTION OF PARALLEL DIGITAL-ANALOG CONVERTERS TECHNIQUE: Divide the total resolution N into k smaller sub-dacs each with a resolution of N k. Result:

More information

Analog and Telecommunication Electronics

Analog and Telecommunication Electronics Politecnico di Torino - ICT School Analog and Telecommunication Electronics D3 - A/D converters» Error taxonomy» ADC parameters» Structures and taxonomy» Mixed converters» Origin of errors 12/05/2011-1

More information

Pipelined ADC Design. Sources of Errors. Robust Performance of Pipelined ADCs

Pipelined ADC Design. Sources of Errors. Robust Performance of Pipelined ADCs Pipelined ADC Design Sources of Errors Robust Perforance of Pipelined ADCs 1 Review Standard Pipelined ADC Architecture V ref CLK V in S/H Stage 1 Stage 2 Stage 3 Stage k Stage -1 Stage n 1 n 2 n 3 n k

More information

D/A Converters. D/A Examples

D/A Converters. D/A Examples D/A architecture examples Unit element Binary weighted Static performance Component matching Architectures Unit element Binary weighted Segmented Dynamic element matching Dynamic performance Glitches Reconstruction

More information

EE 505 Lecture 10. Spectral Characterization. Part 2 of 2

EE 505 Lecture 10. Spectral Characterization. Part 2 of 2 EE 505 Lecture 10 Spectral Characterization Part 2 of 2 Review from last lecture Spectral Analysis If f(t) is periodic f(t) alternately f(t) = = A A ( kω t + ) 0 + Aksin θk k= 1 0 + a ksin t k= 1 k= 1

More information

EE247 Lecture 16. Serial Charge Redistribution DAC

EE247 Lecture 16. Serial Charge Redistribution DAC EE47 Lecture 16 D/A Converters D/A examples Serial charge redistribution DAC Practical aspects of current-switch DACs Segmented current-switch DACs DAC self calibration techniques Current copiers Dynamic

More information

Application Note AN37. Noise Histogram Analysis. by John Lis

Application Note AN37. Noise Histogram Analysis. by John Lis AN37 Application Note Noise Histogram Analysis by John Lis NOISELESS, IDEAL CONVERTER OFFSET ERROR σ RMS NOISE HISTOGRAM OF SAMPLES PROBABILITY DISTRIBUTION FUNCTION X PEAK-TO-PEAK NOISE Crystal Semiconductor

More information

EE 505. Lecture 27. ADC Design Pipeline

EE 505. Lecture 27. ADC Design Pipeline EE 505 Lecture 7 AD Design Pipeline Review Sampling Noise V n5 R S5 dv REF V n4 R S4 V ns V ns β= + If the ON impedance of the switches is small and it is assumed that = =, it can be shown that Vˆ IN-RMS

More information

EE 435. Lecture 31. Absolute and Relative Accuracy DAC Design. The String DAC

EE 435. Lecture 31. Absolute and Relative Accuracy DAC Design. The String DAC EE 435 Lecure 3 Absolue and Relaive Accuracy DAC Design The Sring DAC . Review from las lecure. DFT Simulaion from Malab Quanizaion Noise DACs and ADCs generally quanize boh ampliude and ime If convering

More information

EE 230 Lecture 20. Nonlinear Op Amp Applications. The Comparator Nonlinear Analysis Methods

EE 230 Lecture 20. Nonlinear Op Amp Applications. The Comparator Nonlinear Analysis Methods EE 230 Lecture 20 Nonlinear Op Amp Applications The Comparator Nonlinear Analysis Methods Quiz 14 What is the major purpose of compensation when designing an operatinal amplifier? And the number is? 1

More information

Slide Set Data Converters. Digital Enhancement Techniques

Slide Set Data Converters. Digital Enhancement Techniques 0 Slide Set Data Converters Digital Enhancement Techniques Introduction Summary Error Measurement Trimming of Elements Foreground Calibration Background Calibration Dynamic Matching Decimation and Interpolation

More information

EE 505 Lecture 8. Clock Jitter Statistical Circuit Modeling

EE 505 Lecture 8. Clock Jitter Statistical Circuit Modeling EE 505 Lecture 8 Clock Jitter Statistical Circuit Modeling Spectral Characterization of Data Converters Distortion Analysis Time Quantization Effects of DACs of ADCs Amplitude Quantization Effects of DACs

More information

EE 435. Lecture 32. Spectral Performance Windowing

EE 435. Lecture 32. Spectral Performance Windowing EE 435 Lecture 32 Spectral Performance Windowing . Review from last lecture. Distortion Analysis T 0 T S THEOREM?: If N P is an integer and x(t) is band limited to f MAX, then 2 Am Χ mnp 1 0 m h N and

More information

Pipelined A/D Converters

Pipelined A/D Converters EE247 Lecture 2 AC Converters Pipelined ACs EECS 247 Lecture 2: ata Converters 24 H.K. Page Pipelined A/ Converters Ideal operation Errors and correction Redundancy igital calibration Implementation Practical

More information

Summary Last Lecture

Summary Last Lecture EE247 Lecture 19 ADC Converters Sampling (continued) Sampling switch charge injection & clock feedthrough Complementary switch Use of dummy device Bottom-plate switching Track & hold T/H circuits T/H combined

More information

ir. Georgi Radulov 1, dr. ir. Patrick Quinn 2, dr. ir. Hans Hegt 1, prof. dr. ir. Arthur van Roermund 1 Eindhoven University of Technology Xilinx

ir. Georgi Radulov 1, dr. ir. Patrick Quinn 2, dr. ir. Hans Hegt 1, prof. dr. ir. Arthur van Roermund 1 Eindhoven University of Technology Xilinx Calibration of Current Steering D/A Converters ir. eorgi Radulov 1, dr. ir. Patrick Quinn 2, dr. ir. Hans Hegt 1, prof. dr. ir. Arthur van Roermund 1 1 Eindhoven University of Technology 2 Xilinx Current-steering

More information

EE 435. Lecture 30. Data Converters. Spectral Performance

EE 435. Lecture 30. Data Converters. Spectral Performance EE 435 Lecture 30 Data Converters Spectral Performance . Review from last lecture. INL Often Not a Good Measure of Linearity Four identical INL with dramatically different linearity X OUT X OUT X REF X

More information

A Modeling Environment for the Simulation and Design of Charge Redistribution DACs Used in SAR ADCs

A Modeling Environment for the Simulation and Design of Charge Redistribution DACs Used in SAR ADCs 204 UKSim-AMSS 6th International Conference on Computer Modelling and Simulation A Modeling Environment for the Simulation and Design of Charge Redistribution DACs Used in SAR ADCs Stefano Brenna, Andrea

More information

Extremely small differential non-linearity in a DMOS capacitor based cyclic ADC for CMOS image sensors

Extremely small differential non-linearity in a DMOS capacitor based cyclic ADC for CMOS image sensors Extremely small differential non-linearity in a DMOS capacitor based cyclic ADC for CMOS image sensors Zhiheng Wei 1a), Keita Yasutomi ) and Shoji Kawahito b) 1 Graduate School of Science and Technology,

More information

Lecture 10, ATIK. Data converters 3

Lecture 10, ATIK. Data converters 3 Lecture, ATIK Data converters 3 What did we do last time? A quick glance at sigma-delta modulators Understanding how the noise is shaped to higher frequencies DACs A case study of the current-steering

More information

FORMAL DEFINITION AND PROPERTIES OF FEB-BASED ENOB OF INTELLIGENT CYCLIC ADC. Keywords: A/D resolution, ENOB, intelligent cyclic A/D converters

FORMAL DEFINITION AND PROPERTIES OF FEB-BASED ENOB OF INTELLIGENT CYCLIC ADC. Keywords: A/D resolution, ENOB, intelligent cyclic A/D converters METROLOGY AND MEASUREMENT SYSTEMS VOL. XV, NUMBER 3 (2008) ANATOLIY A. PLATONOV, ŁUKASZ MAłKIEWICZ, KONRAD JĘDRZEJEWSKI Warsaw University of Technology Faculty of Electronics and Information Technology,

More information

High-Speed, High-Resolution, Radiation-Tolerant SAR ADC for Particle Physics Experiments

High-Speed, High-Resolution, Radiation-Tolerant SAR ADC for Particle Physics Experiments Erik Jonsson School of Engineering & Computer Science High-Speed, High-Resolution, Radiation-Tolerant SAR ADC for Particle Physics Experiments Yun Chiu Erik Jonsson Distinguished Professor Texas Analog

More information

Pipelined multi step A/D converters

Pipelined multi step A/D converters Department of Electrical Engineering Indian Institute of Technology, Madras Chennai, 600036, India 04 Nov 2006 Motivation for multi step A/D conversion Flash converters: Area and power consumption increase

More information

Analog Digital Sampling & Discrete Time Discrete Values & Noise Digital-to-Analog Conversion Analog-to-Digital Conversion

Analog Digital Sampling & Discrete Time Discrete Values & Noise Digital-to-Analog Conversion Analog-to-Digital Conversion Analog Digital Sampling & Discrete Time Discrete Values & Noise Digital-to-Analog Conversion Analog-to-Digital Conversion 6.082 Fall 2006 Analog Digital, Slide Plan: Mixed Signal Architecture volts bits

More information

Analog and Telecommunication Electronics

Analog and Telecommunication Electronics Politecnico di Torino Electronic Eng. Master Degree Analog and Telecommunication Electronics D2 - DAC taxonomy and errors» Static and dynamic parameters» DAC taxonomy» DAC circuits» Error sources AY 2015-16

More information

SHM-14 Ultra-Fast, 14-Bit Linear Monolithic Sample-Hold Amplifiers

SHM-14 Ultra-Fast, 14-Bit Linear Monolithic Sample-Hold Amplifiers INNOVATION and EX C ELL E N C E Ultra-Fast, 1-Bit Linear Monolithic Sample-Hold Amplifiers FEATURES Fast acquisition time: 10ns to ±0.1% 0ns to ±0.0% ns to ±0.01% ±0.001% Nonlinearity 6µV rms output noise

More information

8-bit 50ksps ULV SAR ADC

8-bit 50ksps ULV SAR ADC 8-bit 50ksps ULV SAR ADC Fredrik Hilding Rosenberg Master of Science in Electronics Submission date: June 2015 Supervisor: Trond Ytterdal, IET Norwegian University of Science and Technology Department

More information

Successive Approximation ADCs

Successive Approximation ADCs Department of Electrical and Computer Engineering Successive Approximation ADCs Vishal Saxena Vishal Saxena -1- Successive Approximation ADC Vishal Saxena -2- Data Converter Architectures Resolution [Bits]

More information

Seminar: D. Jeon, Energy-efficient Digital Signal Processing Hardware Design Mon Sept 22, 9:30-11:30am in 3316 EECS

Seminar: D. Jeon, Energy-efficient Digital Signal Processing Hardware Design Mon Sept 22, 9:30-11:30am in 3316 EECS EECS 452 Lecture 6 Today: Announcements: Rounding and quantization Analog to digital conversion Lab 3 starts next week Hw3 due on tuesday Project teaming meeting: today 7-9PM, Dow 3150 My new office hours:

More information

Lecture 4, Noise. Noise and distortion

Lecture 4, Noise. Noise and distortion Lecture 4, Noise Noise and distortion What did we do last time? Operational amplifiers Circuit-level aspects Simulation aspects Some terminology Some practical concerns Limited current Limited bandwidth

More information

Lecture 23. Lidar Error and Sensitivity Analysis (2)

Lecture 23. Lidar Error and Sensitivity Analysis (2) Lecture 3. Lidar Error and Sensitivity Analysis ) q Derivation of Errors q Background vs. Noise q Sensitivity Analysis q Summary 1 Accuracy vs. Precision in Lidar Measurements q The precision errors caused

More information

EE 521: Instrumentation and Measurements

EE 521: Instrumentation and Measurements Aly El-Osery Electrical Engineering Department, New Mexico Tech Socorro, New Mexico, USA September 23, 2009 1 / 18 1 Sampling 2 Quantization 3 Digital-to-Analog Converter 4 Analog-to-Digital Converter

More information

ELEN 610 Data Converters

ELEN 610 Data Converters Spring 04 S. Hoyos - EEN-60 ELEN 60 Data onverters Sebastian Hoyos Texas A&M University Analog and Mixed Signal Group Spring 04 S. Hoyos - EEN-60 Electronic Noise Signal to Noise ratio SNR Signal Power

More information

A Nonuniform Quantization Scheme for High Speed SAR ADC Architecture

A Nonuniform Quantization Scheme for High Speed SAR ADC Architecture A Nonuniform Quantization Scheme for High Speed SAR ADC Architecture Youngchun Kim Electrical and Computer Engineering The University of Texas Wenjuan Guo Intel Corporation Ahmed H Tewfik Electrical and

More information

Measurement and Instrumentation. Sampling, Digital Devices, and Data Acquisition

Measurement and Instrumentation. Sampling, Digital Devices, and Data Acquisition 2141-375 Measurement and Instrumentation Sampling, Digital Devices, and Data Acquisition Basic Data Acquisition System Analog Form Analog Form Digital Form Display Physical varialble Sensor Signal conditioning

More information

ECEN 610 Mixed-Signal Interfaces

ECEN 610 Mixed-Signal Interfaces ECEN 610 Mixed-Signal Interfaces Sebastian Hoyos Texas A&M University Analog and Mixed Signal Group Spring 014 S. Hoyos-ECEN-610 1 Sample-and-Hold Spring 014 S. Hoyos-ECEN-610 ZOH vs. Track-and-Hold V(t)

More information

An Anti-Aliasing Multi-Rate Σ Modulator

An Anti-Aliasing Multi-Rate Σ Modulator An Anti-Aliasing Multi-Rate Σ Modulator Anthony Chan Carusone Depart. of Elec. and Comp. Eng. University of Toronto, Canada Franco Maloberti Department of Electronics University of Pavia, Italy May 6,

More information

ADC Bit, 50MHz Video A/D Converter

ADC Bit, 50MHz Video A/D Converter ADC- -Bit, 0MHz Video A/D Converter FEATURES Low power dissipation (0mW max.) Input signal bandwith (00MHz) Optional synchronized clamp function Low input capacitance (pf typ.) +V or +V /+.V power supply

More information

Experimental verification of different models of the ADC transfer function. Petr Suchanek, David Slepicka, Vladimir Haasz

Experimental verification of different models of the ADC transfer function. Petr Suchanek, David Slepicka, Vladimir Haasz Experimental verification of different models of the ADC transfer function Petr Suchanek, David Slepicka, Vladimir Haasz Czech Technical University in Prague, Faculty of Electrical Engineering Technická,

More information

Successive approximation time-to-digital converter based on vernier charging method

Successive approximation time-to-digital converter based on vernier charging method LETTER Successive approximation time-to-digital converter based on vernier charging method Xin-Gang Wang 1, 2, Hai-Gang Yang 1a), Fei Wang 1, and Hui-He 2 1 Institute of Electronics, Chinese Academy of

More information

DEPARTMENT OF INFORMATION AND COMMUNICATION TECHNOLOGY

DEPARTMENT OF INFORMATION AND COMMUNICATION TECHNOLOGY UNIVERSITY OF TRENTO DEPARTMENT OF INFORMATION AND COMMUNICATION TECHNOLOGY 38050 Povo Trento Italy, Via Sommarive 14 http://www.dit.unitn.it A RISKS ASSESSMENT AND CONFORMANCE TESTING OF ANALOG-TO-DIGITAL

More information

The influence of parasitic capacitors on SAR ADC characteristics

The influence of parasitic capacitors on SAR ADC characteristics The influence of parasitic capacitors on SAR ADC characteristics DMITRY NORMANOV, DMITRY OSIPOV National Research Nuclear University MEPHI ASIC Lab 59, Moscow, Kashirskoe shosse, 3 RUSSIA simplere@ya.ru

More information

EE 505 Lecture 11. Statistical Circuit Modeling. R-string Example Offset Voltages

EE 505 Lecture 11. Statistical Circuit Modeling. R-string Example Offset Voltages EE 505 Lecture 11 Statistical Circuit Modeling -string Example Offset oltages eview from previous lecture: Current Steering DAC Statistical Characterization Binary Weighted IL b= 1 1 IGk 1 1 I

More information

Signal types. Signal characteristics: RMS, power, db Probability Density Function (PDF). Analogue-to-Digital Conversion (ADC).

Signal types. Signal characteristics: RMS, power, db Probability Density Function (PDF). Analogue-to-Digital Conversion (ADC). Signal types. Signal characteristics:, power, db Probability Density Function (PDF). Analogue-to-Digital Conversion (ADC). Signal types Stationary (average properties don t vary with time) Deterministic

More information

Behavioral Model of Split Capacitor Array DAC for Use in SAR ADC Design

Behavioral Model of Split Capacitor Array DAC for Use in SAR ADC Design Behavioral Model of Split Capacitor Array DAC for Use in SAR ADC Design PC.SHILPA 1, M.H PRADEEP 2 P.G. Scholar (M. Tech), Dept. of ECE, BITIT College of Engineering, Anantapur Asst Professor, Dept. of

More information

BEHAVIORAL MODEL OF SPLIT CAPACITOR ARRAY DAC FOR USE IN SAR ADC DESIGN

BEHAVIORAL MODEL OF SPLIT CAPACITOR ARRAY DAC FOR USE IN SAR ADC DESIGN BEHAVIORAL MODEL OF SPLIT CAPACITOR ARRAY DAC FOR USE IN SAR ADC DESIGN 1 P C.SHILPA, 2 M.H PRADEEP 1 P.G. Scholar (M. Tech), Dept. of ECE, BITIT College of Engineering, Anantapur 2 Asst Professor, Dept.

More information

Modeling All-MOS Log-Domain Σ A/D Converters

Modeling All-MOS Log-Domain Σ A/D Converters DCIS 04 Modeling All-MOS Log Σ ADCs Intro Circuits Modeling Example Conclusions 1/22 Modeling All-MOS Log-Domain Σ A/D Converters X.Redondo 1, J.Pallarès 2 and F.Serra-Graells 1 1 Institut de Microelectrònica

More information

Sistemas de Aquisição de Dados. Mestrado Integrado em Eng. Física Tecnológica 2016/17 Aula 3, 3rd September

Sistemas de Aquisição de Dados. Mestrado Integrado em Eng. Física Tecnológica 2016/17 Aula 3, 3rd September Sistemas de Aquisição de Dados Mestrado Integrado em Eng. Física Tecnológica 2016/17 Aula 3, 3rd September The Data Converter Interface Analog Media and Transducers Signal Conditioning Signal Conditioning

More information

NOISE-SHAPING SAR ADCS

NOISE-SHAPING SAR ADCS NOISE-SHAPING SAR ADCS by Jeffrey Alan Fredenburg A dissertation submitted in partial fulfillment of the requirements for the degree of Doctor of Philosophy (Electrical Engineering) in the University of

More information

Distortion Analysis T

Distortion Analysis T EE 435 Lecture 32 Spectral Performance Windowing Spectral Performance of Data Converters - Time Quantization - Amplitude Quantization Quantization Noise . Review from last lecture. Distortion Analysis

More information

A/D Converters Nonlinearity Measurement and Correction by Frequency Analysis and Dither

A/D Converters Nonlinearity Measurement and Correction by Frequency Analysis and Dither 1200 IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, VOL. 52, NO. 4, AUGUST 2003 A/D Converters Nonlinearity Measurement and Correction by Frequency Analysis and Dither Francesco Adamo, Filippo Attivissimo,

More information

Research Article Achievable ADC Performance by Postcorrection Utilizing Dynamic Modeling of the Integral Nonlinearity

Research Article Achievable ADC Performance by Postcorrection Utilizing Dynamic Modeling of the Integral Nonlinearity Hindawi Publishing Corporation EURASIP Journal on Advances in Signal Processing Volume 008, Article ID 49787, 0 pages doi:055/008/49787 Research Article Achievable ADC Performance by Postcorrection Utilizing

More information

EE 435. Lecture 38. DAC Design Current Steering DACs Charge Redistribution DACs ADC Design

EE 435. Lecture 38. DAC Design Current Steering DACs Charge Redistribution DACs ADC Design EE 435 Lecture 38 DAC Design Current Steering DACs Charge edistribution DACs ADC Design eview from last lecture Current Steering DACs X N Binary to Thermometer ndecoder (all ON) S S N- S N V EF F nherently

More information

PRODUCT OVERVIEW REF. IN 16 BIPOLAR OFFSET 17 REGISTER 74LS75 REGISTER 74LS75 BITS LSB

PRODUCT OVERVIEW REF. IN 16 BIPOLAR OFFSET 17 REGISTER 74LS75 REGISTER 74LS75 BITS LSB FEATURES -Bit resolution Integral nonlinearity error ±/LSB, max. Differential nonlinearity error ±/LSB, max. MIL-STD- high-reliability versions available Input register μs fast output settling time Guaranteed

More information

Lecture 6, ATIK. Switched-capacitor circuits 2 S/H, Some nonideal effects Continuous-time filters

Lecture 6, ATIK. Switched-capacitor circuits 2 S/H, Some nonideal effects Continuous-time filters Lecture 6, ATIK Switched-capacitor circuits 2 S/H, Some nonideal effects Continuous-time filters What did we do last time? Switched capacitor circuits The basics Charge-redistribution analysis Nonidealties

More information

Digital Circuits, Binary Numbering, and Logic Gates Cornerstone Electronics Technology and Robotics II

Digital Circuits, Binary Numbering, and Logic Gates Cornerstone Electronics Technology and Robotics II Digital Circuits, Binary Numbering, and Logic Gates Cornerstone Electronics Technology and Robotics II Administration: o Prayer Electricity and Electronics, Section 20.1, Digital Fundamentals: o Fundamentals:

More information

DATASHEET AD7520, AD7521. Features. Ordering Information. Pinouts. 10-Bit, 12-Bit, Multiplying D/A Converters. FN3104 Rev.4.

DATASHEET AD7520, AD7521. Features. Ordering Information. Pinouts. 10-Bit, 12-Bit, Multiplying D/A Converters. FN3104 Rev.4. DATASHEET AD720, AD72 0Bit, 2Bit, Multiplying D/A Converters The AD720 and AD72 are monolithic, high accuracy, low cost 0bit and 2bit resolution, multiplying digitaltoanalog converters (DAC). Intersil

More information

Lab 3 Revisited. Zener diodes IAP 2008 Lecture 4 1

Lab 3 Revisited. Zener diodes IAP 2008 Lecture 4 1 Lab 3 Revisited Zener diodes R C 6.091 IAP 2008 Lecture 4 1 Lab 3 Revisited +15 Voltage regulators 555 timers 270 1N758 0.1uf 5K pot V+ V- 2N2222 0.1uf V o. V CC V Vin s = 5 V Vc V c Vs 1 e t = RC Threshold

More information

Analog to Digital Converters (ADCs)

Analog to Digital Converters (ADCs) Analog to Digital Converters (ADCs) Note: Figures are copyrighted Proakis & Manolakis, Digital Signal Processing, 4 th Edition, Pearson Publishers. Embedded System Design A Unified HW Approach, Vahid/Givargis,

More information

Lecture 32. Lidar Error and Sensitivity Analysis

Lecture 32. Lidar Error and Sensitivity Analysis Lecture 3. Lidar Error and Sensitivity Analysis Introduction Accuracy in lidar measurements Precision in lidar measurements Error analysis for Na Doppler lidar Sensitivity analysis Summary 1 Errors vs.

More information

EE 230. Lecture 4. Background Materials

EE 230. Lecture 4. Background Materials EE 230 Lecture 4 Background Materials Transfer Functions Test Equipment in the Laboratory Quiz 3 If the input to a system is a sinusoid at KHz and if the output is given by the following expression, what

More information

Direct and Indirect Methods of ENOB Evaluation and Analysis. Anatoliy Platonov, Łukasz Małkiewicz

Direct and Indirect Methods of ENOB Evaluation and Analysis. Anatoliy Platonov, Łukasz Małkiewicz Direct and direct Methods of ENOB Evaluation and Analysis Anatoliy Platonov, Łuasz Małiewicz Warsaw University of Technology, Faculty of Electronics and formation Technologies, stitute of Electronic Systems,

More information

Introduction to Embedded Data Converters

Introduction to Embedded Data Converters Introduction to Embedded Data onverters Akira Matsuzawa Tokyo Institute of Technology 006.06.4. VLSI symposia 006, A. Matsuzawa, Tokyo Tech. 006.06.4. VLSI symposia 006, A. Matsuzawa, Tokyo Tech. ontents.

More information

SWITCHED CAPACITOR AMPLIFIERS

SWITCHED CAPACITOR AMPLIFIERS SWITCHED CAPACITOR AMPLIFIERS AO 0V 4. AO 0V 4.2 i Q AO 0V 4.3 Q AO 0V 4.4 Q i AO 0V 4.5 AO 0V 4.6 i Q AO 0V 4.7 Q AO 0V 4.8 i Q AO 0V 4.9 Simple amplifier First approach: A 0 = infinite. C : V C = V s

More information

DAC10* PRODUCT PAGE QUICK LINKS Last Content Update: 02/23/2017

DAC10* PRODUCT PAGE QUICK LINKS Last Content Update: 02/23/2017 * PRODUCT PAGE QUICK LINKS Last Content Update: 0/3/07 COMPARABLE PARTS View a parametric search of comparable parts. DOCUMENTATION Data Sheet : 0-Bit Current-Out DAC Data Sheet REFERENCE MATERIALS Solutions

More information

ME EXAM #1 Tuesday, October 7, :30 7:30 pm PHYS 112 and 114

ME EXAM #1 Tuesday, October 7, :30 7:30 pm PHYS 112 and 114 ME 36500 EXAM # Tuesday, October 7, 04 6:30 7:30 pm PHYS and 4 Division: Chiu(0:30) / Shelton(:30) / Bae(:30) (circle one) HW ID: Name: Solution Instructions () This is a closed book examination, but you

More information

Roundoff Noise in Digital Feedback Control Systems

Roundoff Noise in Digital Feedback Control Systems Chapter 7 Roundoff Noise in Digital Feedback Control Systems Digital control systems are generally feedback systems. Within their feedback loops are parts that are analog and parts that are digital. At

More information

The PUMA method applied to the measures carried out by using a PC-based measurement instrument. Ciro Spataro

The PUMA method applied to the measures carried out by using a PC-based measurement instrument. Ciro Spataro The PUMA applied to the measures carried out by using a PC-based measurement instrument Ciro Spataro 1 DIEET - University of Palermo, ITALY, ciro.spataro@unipa.it Abstract- The paper deals with the uncertainty

More information

TOP VIEW. Maxim Integrated Products 1

TOP VIEW. Maxim Integrated Products 1 9-2266; Rev 2; 6/3 3ppm/ C, Low-Power, Low-Dropout General Description The high-precision, low-power, low-dropout voltage reference features a low 3ppm/ C (max) temperature coefficient and a low dropout

More information

EE 505. Lecture 29. ADC Design. Oversampled

EE 505. Lecture 29. ADC Design. Oversampled EE 505 Lecture 29 ADC Desig Oversampled Review from Last Lecture SAR ADC V IN Sample Hold C LK V REF DAC DAC Cotroller DAC Cotroller stores estimates of iput i Successive Approximatio Register (SAR) At

More information

EE100Su08 Lecture #9 (July 16 th 2008)

EE100Su08 Lecture #9 (July 16 th 2008) EE100Su08 Lecture #9 (July 16 th 2008) Outline HW #1s and Midterm #1 returned today Midterm #1 notes HW #1 and Midterm #1 regrade deadline: Wednesday, July 23 rd 2008, 5:00 pm PST. Procedure: HW #1: Bart

More information

Oversampling Converters

Oversampling Converters Oversampling Converters David Johns and Ken Martin (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) slide 1 of 56 Motivation Popular approach for medium-to-low speed A/D and D/A applications requiring

More information

The first printing of this book was produced with a few minor printing errors. We apologize for any confusion this might cause you.

The first printing of this book was produced with a few minor printing errors. We apologize for any confusion this might cause you. The first printing of this book was produced with a few minor printing errors. We apologize for any confusion this might cause you. Page Correction Sentence added before Figure 2.3: "R 6 out is typically

More information

Principles and Design of IoT systems Level 11 course [20 credits] Week 3. Professor D K Arvind dka AT inf.ed.ac.uk

Principles and Design of IoT systems Level 11 course [20 credits] Week 3. Professor D K Arvind dka AT inf.ed.ac.uk Principles and Design of IoT systems Level 11 course [20 credits] Week 3 Professor D K Arvind dka AT inf.ed.ac.uk References J.J. Carr, Sensors and Circuits Prentice Hall. Altman DG, Bland JM. Measurement

More information

AN ABSTRACT OF THE THESIS OF

AN ABSTRACT OF THE THESIS OF AN ABSTRACT OF THE THESIS OF Madhulatha Bonu for the degree of Master of Science in Electrical and Computer Engineering presented on November 8, 006. Title: Noise Coupling Techniques in Multi-Cell Delta-Sigma

More information

Analog and Mixed-Signal Center, TAMU

Analog and Mixed-Signal Center, TAMU Analog and MixedSignal enter, TAMU SampleandHold ircuit S/H: S H S H S H S H S t i S/H circuit o o S/H command i Block Diagram Idealized Response t Performances of S & H Realistic Transient Response: Input

More information

EE 435. Lecture 35. Absolute and Relative Accuracy DAC Design. The String DAC

EE 435. Lecture 35. Absolute and Relative Accuracy DAC Design. The String DAC EE 435 Lecure 35 Absolue and Relaive Accuracy DAC Design The Sring DAC Makekup Lecures Rm 6 Sweeney 5:00 Rm 06 Coover 6:00 o 8:00 . Review from las lecure. Summary of ime and ampliude quanizaion assessmen

More information

J.-M Friedt. FEMTO-ST/time & frequency department. slides and references at jmfriedt.free.fr.

J.-M Friedt. FEMTO-ST/time & frequency department. slides and references at jmfriedt.free.fr. FEMTO-ST/time & frequency department jmfriedt@femto-st.fr slides and references at jmfriedt.free.fr February 21, 2018 1 / 17 Basics ADC: discrete time (aliasing) and discrete levels (quantization) V =

More information

Deep Submicron CMOS and the New Era of Creativity in Analog Design

Deep Submicron CMOS and the New Era of Creativity in Analog Design Deep Submicron CMOS and the New Era of Creativity in Analog Design John A. McNeill Worcester Polytechnic Institute (WPI), Worcester, MA mcneill@ece.wpi.edu McNEILL: CREATIVITY IN DSM CMOS MAY 3, 2006 Overview

More information

Lab M5: Hooke s Law and the Simple Harmonic Oscillator

Lab M5: Hooke s Law and the Simple Harmonic Oscillator M5.1 Lab M5: Hooke s Law and the Simple Harmonic Oscillator Most springs obey Hooke s Law, which states that the force exerted by the spring is proportional to the extension or compression of the spring

More information

Background Digital Calibration Techniques for Pipelined ADC s y

Background Digital Calibration Techniques for Pipelined ADC s y Background Digital Calibration Techniques for Pipelined ADC s y Un-Ku Moon Lucent Technologies Bell Laboratories 555 Union Blvd., Allentown, PA 1813 Bang-Sup Song Coordinated Science Laboratory University

More information

Coverage: through class #7 material (updated June 14, 2017) Terminology/miscellaneous. for a linear instrument:

Coverage: through class #7 material (updated June 14, 2017) Terminology/miscellaneous. for a linear instrument: Boston University ME 310: Summer 017 Course otes to-date Prof. C. Farny DISCLAIMER: This document is meant to serve as a reference and an overview, and not an exclusive study guide for the course. Coverage:

More information

6. The default plot created by Excel meets all of the requirements for a formal report plot in ME 360.

6. The default plot created by Excel meets all of the requirements for a formal report plot in ME 360. ME 360 Fall 2008 Semester Test #1 9/24/08 Closed book, closed notes portion of test. When you turn in this part of the test you will get the second part which allows a page of handwritten formulas. There

More information

STATISTICAL analog-to-digital converters (ADCs) refer

STATISTICAL analog-to-digital converters (ADCs) refer 538 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 62, NO. 6, JUNE 2015 Statistical ADC Enhanced by Pipelining and Subranging Sen Tao, Student Member, IEEE, Emmanuel Abbe, Member, IEEE,

More information