Behavioral Model of Split Capacitor Array DAC for Use in SAR ADC Design
|
|
- Brian Todd
- 5 years ago
- Views:
Transcription
1 Behavioral Model of Split Capacitor Array DAC for Use in SAR ADC Design PC.SHILPA 1, M.H PRADEEP 2 P.G. Scholar (M. Tech), Dept. of ECE, BITIT College of Engineering, Anantapur Asst Professor, Dept. of ECE, BITIT College of Engineering, Anantapur pc.shilpa31@gmail.com, mhpradeepk@gmail.com Abstract A model of a switched capacitor digital-to-analog converter (DAC) based on a split capacitor array is presented for use during the design of a successive approximation register (SAR) analog-to-digital converter (ADC). The model takes the effects of parasitic capacitors into account, and the values of these parasitic capacitors can be extracted from the circuit topology by using Calibre by Mentor Graphics or a similar tool. The influence of the two main parasitic capacitor types (those parallel to and those common to the capacitors in the arrays) on the DAC characteristics is analyzed. We provide expressions for fast manual calculation of the integral non-linearity (INL) and differential non-linearity (DNL) errors according to the value of the parasitic capacitors. Simulation results from a Verilog-A module based on this model are given. The model provides higher simulation speeds with accuracy close to that of a transistor-level model by using the extracted parasitic parameters. I. INTRODUCTION The use of the top-down methodology can dramatically speed up the IC design process because it avoids the difficulties of transistor-level simulation of the whole system [1], [2]. As shown in [3], [4], this approach involves behavioral modeling at different levels of abstraction. The use of behavioral models describing the low-level effects that arise in real circuits can save time while providing levels of accuracy close to that of transistor-level Its non-idealities were previously discussed by several authors [6], [7], [8]. A theoretical expression for the capacitor array s output voltage, involving the effects of common parasitic capacitors, is given in [6]. Unlike the analysis of [6], wealso analyze the impact of the parasitic capacitors that are parallel to the capacitors in the array. The dependence of theoutput voltage from a unity capacitor capacitance distributionis analyzed in [7]. A Matlab model The proposed model is intended to account for the impact of systematic errors introduced by the binary-weighted parasitic capacitances and parasitic capacitances related to the C-array s top-plate rail, on the INL and DNL of ADC. We provide a behavioral model of a split capacitor array, which takes into account the parasitic capacitors related to the circuit topology. The parasitic capacitor values can be extracted using Mentor Graphics Calibre or a similar tool. simulations. Use of such a model gives designers the opportunity to analyze how these low-level effects affect the whole chip on a system level [5] and also to find the possible range of low-level effects (for example, parasitic capacitance) that is acceptable for the design. The split capacitor array, used as both a DAC and a sampleand- hold circuit, is an important element of the SAR ADC. for the DAC s transfer function computing is also proposed in [7]. The distribution is considered to be normal. However, the actual value of the unity capacitor is determined by the values of the parasitic capacitors, which are binary weighted. Similarly, [8] considers only the errors in unity capacitor values, which are Gaussian random variables. We also provide expressions for fast manual calculation of INL and DNL errors relative to the values of the different kinds of parasitic capacitance. A Verilog-A module based on this model provides increased simulation speed while having accuracy close to a transistor-level simulation by using the extracted parasitic parameters. The other expressions for the DAC s INL and DNL errors provided by the model can be used to determine the parasitic values 121
2 of a real circuit. The rest of this paper is organized as follows. Section 2 analyzes the influence of the DAC on the SAR ADC s parameters. Section 3 considers the effects of common parasitic capacitors on the output voltage of a capacitor array. Section 4 considers the effects of parasitic capacitors that are parallel to the capacitors in the array. Section 5 describes the Verilog-A module based on our proposed model. Section 6 proposes the simulation results. II. DAC IMPACT ON SAR ADC TRANSFER FUNCTION A well-known architecture for the SAR ADC with a split capacitor array is shown in Fig. 1. An attenuator capacitor Ca is used to split the array into two subarrays. After the sampling phase, the output voltage at the array output is Vin Vref, where Vin is the ADC input voltage of and Vref is a reference voltage. Then, during the approximation phase, the output voltage reaches a value of Vref + Vqe, where Vqe is the quantization error. The combination of the DAC s inputs leading to this value is considered to be the conversion result. Thus, the following relationship can be written: where Vin is the input voltage, σ is the amplification error, N is the number of bits used by the DAC, βi = 0, 1 is the value of the corresponding DAC bit, VLSB is the least significant bit (LSB) voltage of an appropriate ideal DAC, V err i is the error voltage of the corresponding DAC bit, and Voffset is the offset error. The ADC s output code can thus be expressed as: Thus, according to equations (1-3), the code dependent errors of the DAC can easily be converted into ADC errors. III. INFLUENCE OF PARASITIC CAPACITORS COMMON TO ARRAY CAPACITORS ON DAC PERFORMANCE First, we consider the influence of the parasitic capacitors CpL and CpM, which are connected as shown in Fig. 1. We consider these capacitors as top plates connected to the supply voltage Vp, but we show later that the value of this voltage does not matter. It can be shown that the parasitic capacitance to ground has no influence on the DAC performance. From the charge conservation law, we can write (for simplicity, we assume that all bottom plates of the array capacitors are connected to ground): QM = (Vref Vp)CpM, QL = (Vref Vp)CpL, (4) where Vp is the voltage on the top plates of the capacitors in the array. (4) can be rewritten as follows: where D is the ADC s output code, K = 1/σ is the gain and Err(D) is the code dependent error, which can be expressed as: 122
3 where C0 is the unity capacitor value, βm 0i = 0, 1 is equal to 1 if the corresponding DAC bit on the most significant bit (MSB) half of the array is set to NULL (the bottom plate of the corresponding capacitor is connected to ground) and 0 if it is not, and βm 1i = 0, 1 is equal to 1 if the corresponding DAC bit on the MSB half of the array is set to ONE (the bottom plate of the corresponding capacitor is connected to Vref ) and 0 if it is not. Similar behavior applies for the LSB half of the array. Vx is the voltage at the top plates of the capacitors in the LSB half of the array, and Vout is the output voltage (the voltage at the top plates of the capacitors in the MSB half of the array). Thus, from equations (4-5), we can write: where CsumL is the total capacitance of the LSB half of the array and CsumM is the total capacitance of the MSB half of the array. By rewriting equation (7) as a function of the DAC s input code j, we obtain: Vout(j) = σ (VoutIdeal(j)+Voffset + VNonLinear(j)).(8) In (8), we introduced the following notations: We can see from (6) that the output voltage is independent of the voltage at the bottom plates of the parasitic capacitors. The output voltage of the DAC can be calculated as follows: which is the output voltage of a corresponding ideal DAC (without any errors, including offset, gain and code dependent errors), which is code dependent error of DAC. Thus, we can see that only CpL has an influence on the DAC output voltage. Also, from equation (8), it follows that a nonlinearity in the transfer function occurs only when a capacitor in the MSB half of the array is switched. We calculate the DNL based on the work of [9]: 123
4 where LSBe = VFS/2N, and VFS is the voltage corresponding to the maximum DAC input code value. From (8): Taking equation (20) into account, the expression for the ideal output voltage in equation (11) can be rewritten as follows: IV. INFLUENCE OF PARASITIC CAPACITORS PARALLEL TO ARRAY CAPACITORS ON DAC PERFORMANCE With proper design of the capacitor array (if all of the capacitors in the array are identical unit capacitors), the parasitic capacitors in parallel to the array capacitors are binary weighted. In other words, parallel parasitic capacitors affect the unity capacitor value, so that the value of the attenuation capacitor deviates from the required value. The attenuation capacitor is usually chosen according to the following: Then, the differential non-linearity arising from the wrong choice of Ca value (not taking into account _C0) is: However, if the real unity capacitor value is C0 = C0 + _C0, where _C0 is the change in capacitance because of binary weighted parasitic capacitors parallel to the array capacitors, the choice of Ca as defined in equation (18) will cause an error, which is analyzed below. The following notation is introduced: 124
5 The accuracy of the model was proved during the design of a 14-bit SAR ADC, fabricated in a 0.35 μm standard CMOS technology. The model was also used for fast simulation of the INL and DNL according to the current capacitor array topology. The results for one of the design iterations are shown in Fig. 2. Table I compares the simulation results from the proposed Verilog-A module with those extracted from the topology view. We used the Cadence Virtuoso platform for the design flow and Cadence Spectra as the circuit simulator. VII. CONCLUSION In this work, a model of a split capacitor array for a DAC that is usually used in SAR ADC design was presented. This model provides simple expressions for fast manual calculations of the DAC s INL and DNL. This model can also be used for fast simulation of the DAC in a topdown design flow, saving simulation time. This model gives the designer an opportunity to see the impact of device physics on the system behavior on the higher steps of the top-down methodology. REFERENCES [1] K. Kundert, H. Chang, D. Jefferies, G. Lamant, E. Malavasi, and F. Sendig, Design of mixed-signal systems-on-a-chip, Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, vol. 19, no. 12, pp , dec [2] O. Zinke. (2005, jun) Design and verification with Cadence s Virtuoso AMS designer. [Online]. Available: [3] A. Mariano, D. Dallet, Y. Deval, and J. B. Begueret, Top-down design methodology of a multi-bit continuous-time delta-sigma modulator, Analog Integrated Circuits and Signal Processing, vol. 60, no. 1-2, pp , aug [4] A. Mariano, D. Dallet, Y. Deval, and J.-B. Begueret, Continuous- Time Delta-Sigma Modulator based on High-Speed Low-Resolution A/D Converter, in Circuits and Systems, NEWCAS IEEE Northeast Workshop on, aug. 2007, pp V. VERILOG-A MODEL A Verilog-A model is based on the expressions (8-12). The model allows to enable and disable some features through OffsetError, GainError and NonLinearity control parameters. The values of CpL, χ and Ca are also the parameters of the model. They can be extracted from the layout by using the software tools such as Mentor Graphics Calibre. All transistors are replaced by ideal switches. The expressions (8-12) take C 0 from (19) instead of C0 VI. SIMULATIONS RESULTS [5] D. Osipov, Y. Bocharov, V. Butuzov, and A. Simakov, Design of compact behavioral models of analog and mixed-signal blocks based on results of chip testing, in Proc. International Conference Digital signal processing and its applications (DSPA 2010), Apr. 2010, pp [6] S.-S. Wong, Y. Zhu, C.-H. Chan, U.-F. Chio, S.-W. Sin, U. Seng- Pan, and R. Martins, Parasitic calibration by two-step ratio approaching technique for split capacitor array SAR ADCs, in SoC Design Conference (ISOCC), 2009 International, nov. 2009, pp [7] S. Haenzsche, S. Henker, and R. Schuffny, Modelling of capacitor mismatch and non-linearity effects ini charge redistribution SAR ADCs, in Mixed Design of Integrated Circuits and Systems (MIXDES), 2010 Proceedings of the 17th International Conference, june 2010, pp
6 [8] B. Ginsburg and A. Chandrakasan, 500-MS/s 5-bit ADC in 65-nm CMOS With Split Capacitor Array DAC, Solid-State Circuits, IEEE Journal of, vol. 42, no. 4, pp , april [9] INL/DNL Measurements for High-Speed Analog-to-Digital Converters (ADCs), Maxim, Nov [Online]. Available: com/an
BEHAVIORAL MODEL OF SPLIT CAPACITOR ARRAY DAC FOR USE IN SAR ADC DESIGN
BEHAVIORAL MODEL OF SPLIT CAPACITOR ARRAY DAC FOR USE IN SAR ADC DESIGN 1 P C.SHILPA, 2 M.H PRADEEP 1 P.G. Scholar (M. Tech), Dept. of ECE, BITIT College of Engineering, Anantapur 2 Asst Professor, Dept.
More informationThe influence of parasitic capacitors on SAR ADC characteristics
The influence of parasitic capacitors on SAR ADC characteristics DMITRY NORMANOV, DMITRY OSIPOV National Research Nuclear University MEPHI ASIC Lab 59, Moscow, Kashirskoe shosse, 3 RUSSIA simplere@ya.ru
More informationA Modeling Environment for the Simulation and Design of Charge Redistribution DACs Used in SAR ADCs
204 UKSim-AMSS 6th International Conference on Computer Modelling and Simulation A Modeling Environment for the Simulation and Design of Charge Redistribution DACs Used in SAR ADCs Stefano Brenna, Andrea
More informationA novel Capacitor Array based Digital to Analog Converter
Chapter 4 A novel Capacitor Array based Digital to Analog Converter We present a novel capacitor array digital to analog converter(dac architecture. This DAC architecture replaces the large MSB (Most Significant
More informationPARALLEL DIGITAL-ANALOG CONVERTERS
CMOS Analog IC Design Page 10.2-1 10.2 - PARALLEL DIGITAL-ANALOG CONVERTERS CLASSIFICATION OF DIGITAL-ANALOG CONVERTERS CMOS Analog IC Design Page 10.2-2 CURRENT SCALING DIGITAL-ANALOG CONVERTERS GENERAL
More informationResearch Article Linearity Analysis on a Series-Split Capacitor Array for High-Speed SAR ADCs
Hindawi Publishing Corporation LSI Design olume 1, Article ID 76548, 8 pages doi:1.1155/1/76548 Research Article Linearity Analysis on a Series-Split Capacitor Array for High-Speed SAR ADCs Yan Zhu, 1
More informationD/A Converters. D/A Examples
D/A architecture examples Unit element Binary weighted Static performance Component matching Architectures Unit element Binary weighted Segmented Dynamic element matching Dynamic performance Glitches Reconstruction
More informationSuccessive Approximation ADCs
Department of Electrical and Computer Engineering Successive Approximation ADCs Vishal Saxena Vishal Saxena -1- Successive Approximation ADC Vishal Saxena -2- Data Converter Architectures Resolution [Bits]
More informationExtremely small differential non-linearity in a DMOS capacitor based cyclic ADC for CMOS image sensors
Extremely small differential non-linearity in a DMOS capacitor based cyclic ADC for CMOS image sensors Zhiheng Wei 1a), Keita Yasutomi ) and Shoji Kawahito b) 1 Graduate School of Science and Technology,
More informationSUCCESSIVE approximation analog-to-digital converters
1736 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I: REGULAR PAPERS, VOL. 58, NO. 8, AUGUST 011 Analysis of Power Consumption and Linearity in Capacitive Digital-to-Analog Converters Used in Successive Approximation
More informationEXTENDING THE RESOLUTION OF PARALLEL DIGITAL-ANALOG CONVERTERS
CMOS Analog IC Design Page 10.3-1 10.3 - EXTENDING THE RESOLUTION OF PARALLEL DIGITAL-ANALOG CONVERTERS TECHNIQUE: Divide the total resolution N into k smaller sub-dacs each with a resolution of N k. Result:
More informationTHE SAR ADC basic structure is shown in Fig. 1.
INTL JOURNAL OF ELETRONIS AND TELEOMMUNIATIONS, 2013, VOL. 59, NO. 2, PP. 161 167 Manuscript received March 4, 2013; revised May, 2013. DOI: 10.2478/eletel-2013-0019 The Impact of Noise and Mismatch on
More informationDigital to Analog Converters I
Advanced Analog Building Blocks 2 Digital to Analog Converters I Albert Comerma (PI) (comerma@physi.uni-heidelberg.de) Course web WiSe 2017 DAC parameters DACs parameters DACs non ideal effects DACs performance
More informationOn the design of Incremental ΣΔ Converters
M. Belloni, C. Della Fiore, F. Maloberti, M. Garcia Andrade: "On the design of Incremental ΣΔ Converters"; IEEE Northeast Workshop on Circuits and Sstems, NEWCAS 27, Montreal, 5-8 August 27, pp. 376-379.
More informationEE247 Lecture 16. Serial Charge Redistribution DAC
EE47 Lecture 16 D/A Converters D/A examples Serial charge redistribution DAC Practical aspects of current-switch DACs Segmented current-switch DACs DAC self calibration techniques Current copiers Dynamic
More informationA Novel LUT Using Quaternary Logic
A Novel LUT Using Quaternary Logic 1*GEETHA N S 2SATHYAVATHI, N S 1Department of ECE, Applied Electronics, Sri Balaji Chockalingam Engineering College, Arani,TN, India. 2Assistant Professor, Department
More informationAnalog / Mixed-Signal Circuit Design Based on Mathematics
群馬大学 小林研究室 S23-1 Analog Circuits III 10:15-10:45 AM Oct. 28, 2016 (Fri) Analog / Mixed-Signal Circuit Design Based on Mathematics Haruo Kobayashi Haijun Lin Gunma University, Japan Xiamen University of
More informationPURPOSE: See suggested breadboard configuration on following page!
ECE4902 Lab 1 C2011 PURPOSE: Determining Capacitance with Risetime Measurement Reverse Biased Diode Junction Capacitance MOSFET Gate Capacitance Simulation: SPICE Parameter Extraction, Transient Analysis
More informationir. Georgi Radulov 1, dr. ir. Patrick Quinn 2, dr. ir. Hans Hegt 1, prof. dr. ir. Arthur van Roermund 1 Eindhoven University of Technology Xilinx
Calibration of Current Steering D/A Converters ir. eorgi Radulov 1, dr. ir. Patrick Quinn 2, dr. ir. Hans Hegt 1, prof. dr. ir. Arthur van Roermund 1 1 Eindhoven University of Technology 2 Xilinx Current-steering
More informationMeasurement and Modeling of MOS Transistor Current Mismatch in Analog IC s
Measurement and Modeling of MOS Transistor Current Mismatch in Analog IC s Eric Felt Amit Narayan Alberto Sangiovanni-Vincentelli Department of Electrical Engineering and Computer Sciences University of
More informationEE 435. Lecture 38. DAC Design Current Steering DACs Charge Redistribution DACs ADC Design
EE 435 Lecture 38 DAC Design Current Steering DACs Charge edistribution DACs ADC Design eview from last lecture Current Steering DACs X N Binary to Thermometer ndecoder (all ON) S S N- S N V EF F nherently
More information8-bit 50ksps ULV SAR ADC
8-bit 50ksps ULV SAR ADC Fredrik Hilding Rosenberg Master of Science in Electronics Submission date: June 2015 Supervisor: Trond Ytterdal, IET Norwegian University of Science and Technology Department
More informationNyquist-Rate D/A Converters. D/A Converter Basics.
Nyquist-Rate D/A Converters David Johns and Ken Martin (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) slide 1 of 20 D/A Converter Basics. B in D/A is a digital signal (or word), B in b i B in = 2 1
More informationPiecewise Curvature-Corrected Bandgap Reference in 90 nm CMOS
IJSTE - International Journal of Science Technology & Engineering Volume 1 Issue 2 August 2014 ISSN(online) : 2349-784X Piecewise Curvature-Corrected Bandgap Reference in 90 nm CMOS P R Pournima M.Tech
More informationMulti-bit Cascade ΣΔ Modulator for High-Speed A/D Conversion with Reduced Sensitivity to DAC Errors
Multi-bit Cascade ΣΔ Modulator for High-Speed A/D Conversion with Reduced Sensitivity to DAC Errors Indexing terms: Multi-bit ΣΔ Modulators, High-speed, high-resolution A/D conversion. This paper presents
More informationDesign for Manufacturability and Power Estimation. Physical issues verification (DSM)
Design for Manufacturability and Power Estimation Lecture 25 Alessandra Nardi Thanks to Prof. Jan Rabaey and Prof. K. Keutzer Physical issues verification (DSM) Interconnects Signal Integrity P/G integrity
More informationHigh-Speed, High-Resolution, Radiation-Tolerant SAR ADC for Particle Physics Experiments
Erik Jonsson School of Engineering & Computer Science High-Speed, High-Resolution, Radiation-Tolerant SAR ADC for Particle Physics Experiments Yun Chiu Erik Jonsson Distinguished Professor Texas Analog
More informationAnalog and Telecommunication Electronics
Politecnico di Torino Electronic Eng. Master Degree Analog and Telecommunication Electronics D2 - DAC taxonomy and errors» Static and dynamic parameters» DAC taxonomy» DAC circuits» Error sources AY 2015-16
More informationUNIVERSITÀ DEGLI STUDI DI CATANIA. Dottorato di Ricerca in Ingegneria Elettronica, Automatica e del Controllo di Sistemi Complessi, XXII ciclo
UNIVERSITÀ DEGLI STUDI DI CATANIA DIPARTIMENTO DI INGEGNERIA ELETTRICA, ELETTRONICA E DEI SISTEMI Dottorato di Ricerca in Ingegneria Elettronica, Automatica e del Controllo di Sistemi Complessi, XXII ciclo
More informationSlide Set Data Converters. Digital Enhancement Techniques
0 Slide Set Data Converters Digital Enhancement Techniques Introduction Summary Error Measurement Trimming of Elements Foreground Calibration Background Calibration Dynamic Matching Decimation and Interpolation
More informationKINGS COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING QUESTION BANK
KINGS COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING QUESTION BANK SUBJECT CODE: EC 1354 SUB.NAME : VLSI DESIGN YEAR / SEMESTER: III / VI UNIT I MOS TRANSISTOR THEORY AND
More informationModeling All-MOS Log-Domain Σ A/D Converters
DCIS 04 Modeling All-MOS Log Σ ADCs Intro Circuits Modeling Example Conclusions 1/22 Modeling All-MOS Log-Domain Σ A/D Converters X.Redondo 1, J.Pallarès 2 and F.Serra-Graells 1 1 Institut de Microelectrònica
More informationEE 521: Instrumentation and Measurements
Aly El-Osery Electrical Engineering Department, New Mexico Tech Socorro, New Mexico, USA September 23, 2009 1 / 18 1 Sampling 2 Quantization 3 Digital-to-Analog Converter 4 Analog-to-Digital Converter
More informationExperimental Verification of a Timing Measurement Circuit With Self-Calibration
19 th IEEE IMS3TW, Porto Alegre, Brazil Sept. 17, 2014 Experimental Verification of a Timing Measurement Circuit With Self-Calibration Kateshi Chujyo, Daiki Hirabayashi, Kentaroh Katoh Conbing Li, Yutaroh
More informationEE100Su08 Lecture #9 (July 16 th 2008)
EE100Su08 Lecture #9 (July 16 th 2008) Outline HW #1s and Midterm #1 returned today Midterm #1 notes HW #1 and Midterm #1 regrade deadline: Wednesday, July 23 rd 2008, 5:00 pm PST. Procedure: HW #1: Bart
More informationDistribution Laws of Quantization Noise for Sigma-Delta Modulator
Distribution Laws of Quantization Noise for Sigma-Delta Modulator Valery I. Didenko, Aleksandr V. Ivanov Department of Information and Measuring Techniques, Moscow Power Engineering Institute (Technical
More informationECE 407 Computer Aided Design for Electronic Systems. Simulation. Instructor: Maria K. Michael. Overview
407 Computer Aided Design for Electronic Systems Simulation Instructor: Maria K. Michael Overview What is simulation? Design verification Modeling Levels Modeling circuits for simulation True-value simulation
More informationA Low-Error Statistical Fixed-Width Multiplier and Its Applications
A Low-Error Statistical Fixed-Width Multiplier and Its Applications Yuan-Ho Chen 1, Chih-Wen Lu 1, Hsin-Chen Chiang, Tsin-Yuan Chang, and Chin Hsia 3 1 Department of Engineering and System Science, National
More informationAnalog and Telecommunication Electronics
Politecnico di Torino - ICT School Analog and Telecommunication Electronics D3 - A/D converters» Error taxonomy» ADC parameters» Structures and taxonomy» Mixed converters» Origin of errors 12/05/2011-1
More informationTopic 4. The CMOS Inverter
Topic 4 The CMOS Inverter Peter Cheung Department of Electrical & Electronic Engineering Imperial College London URL: www.ee.ic.ac.uk/pcheung/ E-mail: p.cheung@ic.ac.uk Topic 4-1 Noise in Digital Integrated
More informationA Gray Code Based Time-to-Digital Converter Architecture and its FPGA Implementation
A Gray Code Based Time-to-Digital Converter Architecture and its FPGA Implementation Congbing Li Haruo Kobayashi Gunma University Gunma University Kobayashi Lab Outline Research Objective & Background
More informationDirect Mismatch Characterization of femto-farad Capacitors
Direct Mismatch Characterization of femto-farad Capacitors Item Type Article Authors Omran, Hesham; Elafandy, Rami T.; Arsalan, Muhammad; Salama, Khaled N. Citation Direct Mismatch Characterization of
More informationA Nonuniform Quantization Scheme for High Speed SAR ADC Architecture
A Nonuniform Quantization Scheme for High Speed SAR ADC Architecture Youngchun Kim Electrical and Computer Engineering The University of Texas Wenjuan Guo Intel Corporation Ahmed H Tewfik Electrical and
More informationVariation-aware Modeling of Integrated Capacitors based on Floating Random Walk Extraction
Variation-aware Modeling of Integrated Capacitors based on Floating Random Walk Extraction Paolo Maffezzoni, Senior Member, IEEE, Zheng Zhang, Member, IEEE, Salvatore Levantino, Member, IEEE, and Luca
More informationAn Efficient Bottom-Up Extraction Approach to Build the Behavioral Model of Switched-Capacitor. ΔΣ Modulator. Electronic Design Automation Laboratory
Electronic Design Automation Laboratory National Central University Department of Electrical Engineering, Taiwan ( R.O.C) An Efficient Bottom-Up Extraction Approach to Build the Behavioral Model of Switched-Capacitor
More informationEE 435. Lecture 36. Quantization Noise ENOB Absolute and Relative Accuracy DAC Design. The String DAC
EE 435 Lecture 36 Quantization Noise ENOB Absolute and elative Accuracy DAC Design The String DAC . eview from last lecture. Quantization Noise in ADC ecall: If the random variable f is uniformly distributed
More informationA 74.9 db SNDR 1 MHz Bandwidth 0.9 mw Delta-Sigma Time-to-Digital Converter Using Charge Pump and SAR ADC
A 74.9 db SNDR 1 MHz Bandwidth 0.9 mw Delta-Sigma Time-to-Digital Converter Using Charge Pump and SAR ADC Anugerah Firdauzi, Zule Xu, Masaya Miyahara, and Akira Matsuzawa Tokyo Institute of Technology,
More informationTop-Down Design of a xdsl 14-bit 4MS/s Σ Modulator in Digital CMOS Technology
Top-Down Design of a xdsl -bit 4MS/s Σ Modulator in Digital CMOS Technology R. del Río, J.M. de la Rosa, F. Medeiro, B. Pérez-Verdú, and A. Rodríguez-Vázquez Instituto de Microelectrónica de Sevilla CNM-CSIC
More informationLecture 10, ATIK. Data converters 3
Lecture, ATIK Data converters 3 What did we do last time? A quick glance at sigma-delta modulators Understanding how the noise is shaped to higher frequencies DACs A case study of the current-steering
More informationMOSIS REPORT. Spring MOSIS Report 1. MOSIS Report 2. MOSIS Report 3
MOSIS REPORT Spring 2010 MOSIS Report 1 MOSIS Report 2 MOSIS Report 3 MOSIS Report 1 Design of 4-bit counter using J-K flip flop I. Objective The purpose of this project is to design one 4-bit counter
More informationEE 435. Lecture 26. Data Converters. Data Converter Characterization
EE 435 Lecture 26 Data Converters Data Converter Characterization . Review from last lecture. Data Converter Architectures n DAC R-2R (4-bits) R R R R V OUT 2R 2R 2R 2R R d 3 d 2 d 1 d 0 V REF By superposition:
More informationLecture 340 Characterization of DACs and Current Scaling DACs (5/1/10) Page 340-1
Lecture 34 Characterization of DACs and Current Scaling DACs (5//) Page 34 LECTURE 34 CHARACTERZATON OF DACS AND CURRENT SCALNG DACS LECTURE ORGANZATON Outline ntroduction Static characterization of DACs
More informationData Converter Fundamentals
Data Converter Fundamentals David Johns and Ken Martin (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) slide 1 of 33 Introduction Two main types of converters Nyquist-Rate Converters Generate output
More informationPipelined multi step A/D converters
Department of Electrical Engineering Indian Institute of Technology, Madras Chennai, 600036, India 04 Nov 2006 Motivation for multi step A/D conversion Flash converters: Area and power consumption increase
More informationSummary Last Lecture
EE247 Lecture 19 ADC Converters Sampling (continued) Sampling switch charge injection & clock feedthrough Complementary switch Use of dummy device Bottom-plate switching Track & hold T/H circuits T/H combined
More informationAn Anti-Aliasing Multi-Rate Σ Modulator
An Anti-Aliasing Multi-Rate Σ Modulator Anthony Chan Carusone Depart. of Elec. and Comp. Eng. University of Toronto, Canada Franco Maloberti Department of Electronics University of Pavia, Italy May 6,
More informationLaboratory-on-chip based sensors Part 2: Capacitive measurements
GBM8320 Dispositifs Médicaux Intelligents Laboratory-on-chip based sensors Part 2: Capacitive measurements Mohamad Sawan et al. Laboratoire de neurotechnologies Polystim!!! http://www.cours.polymtl.ca/gbm8320/!
More informationMulti-Objective Module Placement For 3-D System-On-Package
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 14, NO. 5, MAY 2006 553 Multi-Objective Module Placement For 3-D System-On-Package Eric Wong, Jacob Minz, and Sung Kyu Lim Abstract
More informationSpurious-Tone Suppression Techniques Applied to a Wide-Bandwidth 2.4GHz Fractional-N PLL. University of California at San Diego, La Jolla, CA
Spurious-Tone Suppression Techniques Applied to a Wide-Bandwidth 2.4GHz Fractional-N PLL Kevin Wang 1, Ashok Swaminathan 1,2, Ian Galton 1 1 University of California at San Diego, La Jolla, CA 2 NextWave
More informationMark Redekopp, All rights reserved. Lecture 1 Slides. Intro Number Systems Logic Functions
Lecture Slides Intro Number Systems Logic Functions EE 0 in Context EE 0 EE 20L Logic Design Fundamentals Logic Design, CAD Tools, Lab tools, Project EE 357 EE 457 Computer Architecture Using the logic
More informationDesign of A Efficient Hybrid Adder Using Qca
International Journal of Engineering Science Invention ISSN (Online): 2319 6734, ISSN (Print): 2319 6726 PP30-34 Design of A Efficient Hybrid Adder Using Qca 1, Ravi chander, 2, PMurali Krishna 1, PG Scholar,
More informationLow-Noise Sigma-Delta Capacitance-to-Digital Converter for Sub-pF Capacitive Sensors with Integrated Dielectric Loss Measurement
Low-Noise Sigma-Delta Capacitance-to-Digital Converter for Sub-pF Capacitive Sensors with Integrated Dielectric Loss Measurement Markus Bingesser austriamicrosystems AG Rietstrasse 4, 864 Rapperswil, Switzerland
More informationDESIGN AND IMPLEMENTATION OF EFFICIENT HIGH SPEED VEDIC MULTIPLIER USING REVERSIBLE GATES
DESIGN AND IMPLEMENTATION OF EFFICIENT HIGH SPEED VEDIC MULTIPLIER USING REVERSIBLE GATES Boddu Suresh 1, B.Venkateswara Reddy 2 1 2 PG Scholar, Associate Professor, HOD, Dept of ECE Vikas College of Engineering
More informationEdited By : Engr. Muhammad Muizz bin Mohd Nawawi
Edited By : Engr. Muhammad Muizz bin Mohd Nawawi In an electronic circuit, a combination of high voltage (+5V) and low voltage (0V) is usually used to represent a binary number. For example, a binary number
More informationEE 435. Lecture 28. Data Converters Linearity INL/DNL Spectral Performance
EE 435 Lecture 8 Data Converters Linearity INL/DNL Spectral Performance Performance Characterization of Data Converters Static characteristics Resolution Least Significant Bit (LSB) Offset and Gain Errors
More informationAccurate Analysis of the Number of Fins in the Triple- Gate FinFET Capacitance Compact Model
International Journal of Engineering & Technology IJET-IJENS Vol:15 No:02 1 Accurate Analysis of the Number of Fins in the Triple- Gate FinFET Capacitance Compact Model Omar H. El-Sewefy Mentor Graphics
More informationESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 19: March 29, 2018 Memory Overview, Memory Core Cells Today! Charge Leakage/Charge Sharing " Domino Logic Design Considerations! Logic Comparisons!
More informationA Novel Ternary Content-Addressable Memory (TCAM) Design Using Reversible Logic
2015 28th International Conference 2015 on 28th VLSI International Design and Conference 2015 14th International VLSI Design Conference on Embedded Systems A Novel Ternary Content-Addressable Memory (TCAM)
More informationAnalog to Digital Conversion. Gary J. Minden October 1, 2013
Analog to Digital Conversion Gary J. Minden October 1, 2013 1 Mapping Input Voltage to Digital Value Vhigh 0.999 1,023 Vin Vlow 0.0 0 2 Analog to Digital Conversion Analog -- A voltage between Vlow and
More informationFIXED WIDTH BOOTH MULTIPLIER BASED ON PEB CIRCUIT
FIXED WIDTH BOOTH MULTIPLIER BASED ON PEB CIRCUIT Dr. V.Vidya Devi 1, GuruKumar.Lokku 2, A.Natarajan 3 1 Professor, Department of ECE, A. M.S. Engineering college, T.N., India vidyapeace@gmail.com 2 VLSI
More informationEE241 - Spring 2000 Advanced Digital Integrated Circuits. References
EE241 - Spring 2000 Advanced Digital Integrated Circuits Lecture 26 Memory References Rabaey, Digital Integrated Circuits Memory Design and Evolution, VLSI Circuits Short Course, 1998.» Gillingham, Evolution
More informationEarly Monolithic Pipelined ADCs
Early Monolithic Pipelined ADCs Stephen H. Lewis Solid-State Circuits Research Laboratory Department of Electrical and Computer Engineering University of California, Davis CA USA 1 Pipelining Stage 1 Stage
More informationTestability. Shaahin Hessabi. Sharif University of Technology. Adapted from the presentation prepared by book authors.
Testability Lecture 6: Logic Simulation Shaahin Hessabi Department of Computer Engineering Sharif University of Technology Adapted from the presentation prepared by book authors Slide 1 of 27 Outline What
More informationEE 505. Lecture 29. ADC Design. Oversampled
EE 505 Lecture 29 ADC Desig Oversampled Review from Last Lecture SAR ADC V IN Sample Hold C LK V REF DAC DAC Cotroller DAC Cotroller stores estimates of iput i Successive Approximatio Register (SAR) At
More informationPipelined A/D Converters
EE247 Lecture 2 AC Converters Pipelined ACs EECS 247 Lecture 2: ata Converters 24 H.K. Page Pipelined A/ Converters Ideal operation Errors and correction Redundancy igital calibration Implementation Practical
More informationNyquist-Rate A/D Converters
IsLab Analog Integrated ircuit Design AD-51 Nyquist-ate A/D onverters כ Kyungpook National University IsLab Analog Integrated ircuit Design AD-1 Nyquist-ate MOS A/D onverters Nyquist-rate : oversampling
More informationB1L-A.4 "Split-ADC" Digital Background Correction of Open-Loop Residue Amplifier Nonlinearity Errors in a 14b Pipeline ADC
B1L-A.4 "Split-ADC" Digital Background Correction of Open-Loop Residue Amplifier Nonlinearity Errors in a 14b Pipeline ADC J.McNeill, S. Goluguri, A. Nair Worcester Polytechnic Institute (WPI), Worcester,
More informationSuccessive approximation time-to-digital converter based on vernier charging method
LETTER Successive approximation time-to-digital converter based on vernier charging method Xin-Gang Wang 1, 2, Hai-Gang Yang 1a), Fei Wang 1, and Hui-He 2 1 Institute of Electronics, Chinese Academy of
More informationCMOS Cross Section. EECS240 Spring Today s Lecture. Dimensions. CMOS Process. Devices. Lecture 2: CMOS Technology and Passive Devices
EECS240 Spring 2008 CMOS Cross Section Metal p - substrate p + diffusion Lecture 2: CMOS echnology and Passive Devices Poly n - well n + diffusion Elad Alon Dept. of EECS EECS240 Lecture 2 4 oday s Lecture
More informationElectric-Energy Generation Using Variable-Capacitive Resonator for Power-Free LSI: Efficiency Analysis and Fundamental Experiment
Electric-Energy Generation Using Variable-Capacitive Resonator for Power-Free SI: Efficiency Analysis and Fundamental Experiment Masayuki Miyazaki, Hidetoshi Tanaka, Goichi Ono, Tomohiro Nagano*, Norio
More informationKINGS COLLEGE OF ENGINEERING PUNALKULAM. DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING QUESTION BANK
KINGS COLLEGE OF ENGINEERING PUNALKULAM. DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING QUESTION BANK SUBJECT CODE : EC1401 SEM / YEAR : VII/ IV SUBJECT NAME : VLSI DESIGN UNIT I CMOS TECHNOLOGY
More informationEE 505 Lecture 8. Clock Jitter Statistical Circuit Modeling
EE 505 Lecture 8 Clock Jitter Statistical Circuit Modeling Spectral Characterization of Data Converters Distortion Analysis Time Quantization Effects of DACs of ADCs Amplitude Quantization Effects of DACs
More informationEE 435. Lecture 29. Data Converters. Linearity Measures Spectral Performance
EE 435 Lecture 9 Data Converters Linearity Measures Spectral Performance Linearity Measurements (testing) Consider ADC V IN (t) DUT X IOUT V REF Linearity testing often based upon code density testing
More informationAnalog to Digital Conversion
Analog to Digital Conversion ATmega Block Diagram Analog to Digital Converter Sample and Hold SA Converter Internal Bandgap eference 2 tj Analog to Digital Conversion Most of the real world is analog temperature,
More information! Charge Leakage/Charge Sharing. " Domino Logic Design Considerations. ! Logic Comparisons. ! Memory. " Classification. " ROM Memories.
ESE 57: Digital Integrated Circuits and VLSI Fundamentals Lec 9: March 9, 8 Memory Overview, Memory Core Cells Today! Charge Leakage/ " Domino Logic Design Considerations! Logic Comparisons! Memory " Classification
More informationErrata of CMOS Analog Circuit Design 2 nd Edition By Phillip E. Allen and Douglas R. Holberg
Errata nd Ed. (0/9/07) Page Errata of CMOS Analog Circuit Design nd Edition By Phillip E. Allen and Douglas R. Holberg Page Errata 8 Line 4 after figure 3.3, CISW CJSW 0 Line from bottom: F F 5 Replace
More informationAn 85%-Efficiency Fully Integrated 15-Ratio Recursive Switched- Capacitor DC-DC Converter with 0.1-to-2.2V Output Voltage Range
An 85%-Efficiency Fully Integrated 15-Ratio Recursive Switched- Capacitor DC-DC Converter with 0.1-to-2.2V Output Voltage Range Loai G. Salem and Patrick P. Mercier University of California, San Diego
More informationEXAMPLE DESIGN PART 2
ECE37 Advanced Analog Circuits Lecture 4 EXAMPLE DESIGN PART 2 Richard Schreier richard.schreier@analog.com Trevor Caldwell trevor.caldwell@utoronto.ca Course Goals Deepen understanding of CMOS analog
More informationIntegrated Circuit Implementation of a Compact Discrete-Time Chaos Generator
Analog Integrated Circuits and Signal Processing, 46, 275 280, 2006 c 2006 Springer Science + Business Media, Inc. Manufactured in The Netherlands. Integrated Circuit Implementation of a Compact Discrete-Time
More informationLecture 320 Improved Open-Loop Comparators and Latches (3/28/10) Page 320-1
Lecture 32 Improved OpenLoop Comparators and es (3/28/1) Page 321 LECTURE 32 IMPROVED OPENLOOP COMPARATORS AND LATCHES LECTURE ORGANIZATION Outline Autozeroing Hysteresis Simple es Summary CMOS Analog
More informationAnalog to Digital Converters (ADCs)
Analog to Digital Converters (ADCs) Note: Figures are copyrighted Proakis & Manolakis, Digital Signal Processing, 4 th Edition, Pearson Publishers. Embedded System Design A Unified HW Approach, Vahid/Givargis,
More informationSwitching Activity Calculation of VLSI Adders
Switching Activity Calculation of VLSI Adders Dursun Baran, Mustafa Aktan, Hossein Karimiyan and Vojin G. Oklobdzija School of Electrical and Computer Engineering The University of Texas at Dallas, Richardson,
More informationLow Power, High Speed Parallel Architecture For Cyclic Convolution Based On Fermat Number Transform (FNT)
RESEARCH ARTICLE OPEN ACCESS Low Power, High Speed Parallel Architecture For Cyclic Convolution Based On Fermat Number Transform (FNT) T.Jyothsna 1 M.Tech, M.Pradeep 2 M.Tech 1 E.C.E department, shri Vishnu
More informationDESIGN OF QCA FULL ADDER CIRCUIT USING CORNER APPROACH INVERTER
Research Manuscript Title DESIGN OF QCA FULL ADDER CIRCUIT USING CORNER APPROACH INVERTER R.Rathi Devi 1, PG student/ece Department, Vivekanandha College of Engineering for Women rathidevi24@gmail.com
More informationEE 435. Lecture 26. Data Converters. Data Converter Characterization
EE 435 Lecture 26 Data Converters Data Converter Characterization . Review from last lecture. Data Converter Architectures Large number of different circuits have been proposed for building data converters
More informationDelay and Energy Consumption Analysis of Conventional SRAM
World Academy of Science, Engineering and Technology 13 8 Delay and Energy Consumption Analysis of Conventional SAM Arash Azizi-Mazreah, Mohammad T. Manzuri Shalmani, Hamid Barati, and Ali Barati Abstract
More informationEE247 Lecture 19. EECS 247 Lecture 19: Data Converters 2006 H.K. Page 1. Summary Last Lecture
EE247 Lecture 19 ADC Converters Sampling (continued) Clock boosters (continued) Sampling switch charge injection & clock feedthrough Complementary switch Use of dummy device Bottom-plate switching Track
More informationEXAMPLE DESIGN PART 2
ECE37 Advanced Analog Circuits Lecture 3 EXAMPLE DESIGN PART 2 Richard Schreier richard.schreier@analog.com Trevor Caldwell trevor.caldwell@utoronto.ca Course Goals Deepen understanding of CMOS analog
More informationA WIDE RANGE MANHATTAN DISTANCE SEARCH CIRCUIT USING NEURON CMOS INVERTERS. Received June 2017; revised October 2017
International Journal of Innovative Computing, Information and Control ICIC International c 2018 ISS 1349-4198 Volume 14, umber 1, ebruary 2018 pp. 161 170 A WIDE RAGE MAHATTA DISTACE SEARCH CIRCUIT USIG
More informationMOSFET and CMOS Gate. Copy Right by Wentai Liu
MOSFET and CMOS Gate CMOS Inverter DC Analysis - Voltage Transfer Curve (VTC) Find (1) (2) (3) (4) (5) (6) V OH min, V V OL min, V V IH min, V V IL min, V OHmax OLmax IHmax ILmax NM L = V ILmax V OL max
More information