Noise of short-time integrators for readout of uncooled infrared bolometer arrays
|
|
- Allan Hodges
- 5 years ago
- Views:
Transcription
1 Adv. Radio Sci., 8, 9 33, 00 doi:0.594/ars8900 Authors 00. CC Attribution 3.0 License. Advances in Radio Science Noise of shorttime integrators for readout of uncooled infrared bolometer arrays D. Würfel, D. Weiler, B. J. Hosticka, and H. Vogt Fraunhofer Institute for Microelectronic Circuits and Systems, Duisburg, Germany Abstract. As stateoftheart readout circuits shorttime integrators in Far Infrared FIR uncooled bolometer arrays are commonly used. This paper compares the transfer functions of an ideal continuoustime integrator with that of a real integrator with focus an OTA parameters and noise analysis. Beside the noise sources at the noninverting input of the OTA special care has to be taken to account for capacitances at the inverting input. The Noise Equivalent Temperature Difference NETD as the key parameter for bolometer applications for a real shorttime integrator will be derived. As the result it will be shown, that the NETD is /f noise limited. Introduction The need for uncooled infrared focal plane arrays IRFPA for imaging systems has increased since the beginning of the nineties. Examples for the application of IRFPAs are thermography, pedestrian detection for automotive, firefighting and infrared spectroscopy. According to Plank s law, each body with a temperature above absolute zero point emits electromagnetic radiation. The wavelength and intensity depends on the temperature of the body. For example, a body at a temperature of 300 K has its maximum emittance at a wavelength of approx. 0 µm. FIR imager uses the IRradiation of a warm body in the wavelength range between 8..4 µm. The FIRsensitive element is the bolometer which changes its resistance by absorbing the radiation of the warm body. A pulsed bias with a constant voltage is applied to the bolometer and the resulting current is integrated for a fixed time. An offset current is subtracted before integration. Conventional readout circuits use a columnwise architecture. Correspondence to: D. Würfel daniel.wuerfel@ims.fraunhofer.de Bolometer The bolometer is fabricated by postprocessing on CMOS wafers in Fraunhofer IMS Microsystem Lab. The realization of a microbolometer is shown in Fig. as a cross section. A micromachined membrane consisting of amorphous silicon is suspended by two via stacks of metal from the CMOS substrate. The membrane forms with two other layers a good interferometric structure for radiation absorption. On top of the membrane an antireflection layer with a sheet resistance of 377 /sq is deposited. The bottom structure consists of a nearly perfect reflecting metal layer Ruß et al., 007. To increase the thermal resistance the membrane is fixed by two small legs Fig.. The optical distance between membrane and reflection metal reaches an optimum for one quarter of the radiation wavelength. To reduce thermal losses by gas conduction a vacuum package is required. The bolometer converts the infrared radiation into heat energy and this induces a temperature rise resulting in a change of the electrical resistance. Typical bolometers have pixel pitch values of 35 µm or 5 µm. Figure shows a bolometer array with 4 4 sensor elements. 3 Shorttime integrator In Sect., the ideal integrator model is analysed. In Sect., the real integrator circuit is presented, analysed and compared to the ideal model. 3. Ideal model Figure 3 shows the ideal shorttime integrator model in the timedomain. By applying a bias voltage pulse v Bias t = V Bias to the bolometer resistor R Bolo T 0 the bolometer current i Bolo t is generated and integrated at the integration capacitor. Only a small part of the bolometer current depends on the IRradiation, so a bias current i Bias t = I Bias is Published by Copernicus Publications on behalf of the URSI Landesausschuss in der Bundesrepublik Deutschland e.v.
2 Figure. Realization of a bolometer cross section 30 D. Würfel et al.: Noise of shorttime integrators Fig.. Realization of a bolometer cross section. Figure. Realization of a bolometer cross section subtracted at the first summation node in order to cancel a corresponding offset at the integrator output. The integration stops after readout time. This is modelled in the following way: the second summation node subtracts the replica of the bolometer current delayed by the readout time and integrates it. The integration constant is /. In this way we obtain a timewindowed integration. Otherwise the ideal integration would never end. The output voltage V out s is calculated in the Laplacedomain in Eq.. V out s = e s s UBias s R Bolo T 0 I Biass Thus the transfer functions for output voltage V out s over input voltage V Bias s and input current I Bias s are given by Eqs. and 3. H in,ideal Figure s = V outs. VLayout Bias s = of e a bolometer st srarray Bolo T 0 H in,ideal s = V outs I Bias s = e s s 3 3. Real integrator i Bolot v Biast Figure 4 shows the real readout integrated circuit ROIC R consisting of an OTA BoloT with 0 an integration capacitor in the feedback and all relevant noise sources. The output resistance is assumed to be infinity. The i Biast singlestage OTA is compensated by a load capacitance C L. The integrator is reseted by the switch reset. A parasitic capacitor C p caused e.g. Figure by a column 3. Ideal lineintegratormodel is placed the inverting input of the OTA. After the reset phase bolometer and a current source are connected to the inverting OTA input by the switch select for the readout time. The current from the current source is a constant during the integration, but there is no current if the switch select is off. Then the output voltage is held and sampled by a following stage not shown here. The switch resistance R s in series with the bolometer resistor R Bolo T 0 can be neglected, because R Bolo T 0 R s. If the transconductance of the OTA is sufficiently high, so that R Bolo T 0 and R Bolo T 0 C L, the output voltage V out s is given by Figure. Layout of a bolometer array Fig.. Layout of a bolometer array. V out s = e s V n,a s s C p RBolo T 0 I Bias sr Bolo T 0 V Bias s s R Bolo T 0 sce i g Bolot v Biast mota with R BoloT 0 i Biast scint = C L C p C LC p. 5 From Eq. 4 3 transfer functions can be derived: Figure 3. Ideal integratormodel H in s = V outs V Bias s s = e s 6 sc int R Bolo T 0 v s outt Cint H in s = V outs s I Bias s = e s 7 s s H in3 s = V outs V n,a s = s R Bolo T 0 C p s e s H in s and H in s compared to H in,ideal s and H in,deal s, respectively, shows that there is now a zero in the transfer function and an additional nondominant pole, which is given by the gain bandwith product GBW of the OTA. If the zero is not dominant, its effect can be 4 8 t Pixe Adv. Radio Sci., 8, 9 33, 00
3 D. Würfel et al.: Noise of shorttime integrators 3 v Biast i Bolot R BoloT 0 v outt Cint i Biast Fig. 3. Ideal integratormodel. Figure 3. Ideal integratormodel Rreset reset v n,rreset Cint v n,rbolo RBoloT0 select R s vd v out VBias Cp v n,a gmotavd CL i n,ibias I Bias Fig. 4. RealFigure ROIC with 4. an Real OTA ROIC noise sources with an included. OTA noise sources included neglected. But H in3 s is of special interest. Noise at the noninverting input of the OTA is integrated but additionally amplified by C p / up to the GBW. There could be a high amplification if there is a large parasitic capacitance and a small integration capacitance with a large bandwith dependent on OTA s GBW. 4 Noise calculation and NETD The power noise density S RBolo including white and /f noise for the bolometer resistor is given by v n,rbolo,/f S RBolo f = v n,rbolo,w = 4kT 0 R Bolo T 0 VBias k fbolo f with k as Boltzman s constant, k fbolo the /f noise parameter and T 0 as the reference temperature. The power noise density S A including white and /f noise for the OTA is given by 9 with W as the width of the input transistor, L as the length of the input transistor, C ox as the capacitance per unit of the transistor, n the weak inversion slope parameter, γ as the noise parameter and as the /f noise parameter of the input transistor Anelli, 000. K a and K b account for the effect of OTA s remaining transistors on total OTA s white noise and /f noise respectively. The power noise density of the current source depends on the realization. In the simplest case it could be a resistor with the same resistance as the bolometer resistance. To make it easy it is assumed that the current source is ideal, but has a power noise density given by S IBias = i n,ibias,w = 4kT 0 R Bolo T 0. At first the noise power at the integrator output caused by the bolometer for white noise is calculated. S A f = v n,a,w v n,a,/f = 4K akt 0 nγ K b WLC ox f 0 Adv. Radio Sci., 8, 9 33, 00
4 3 D. Würfel et al.: Noise of shorttime integrators v n,out,rbolo,w = vn,bolo,w H in f = sinπf t 4kT 0 R Bolo T 0 πf R Bolo T 0 sinπf t 4kT 0 R Bolo T 0 πf R Bolo T 0 kt 0 R Bolo T 0 Cint R Bolo T 0 sinπf t 4kT 0 R Bolo T 0 πf R Bolo T 0 πf πf πf πf 4kT 0 R Bolo T 0 πf R Bolo T 0 πf This result has been obtained using several approximations. The noise power at the output caused by the current source is calculated similarly as: vn,out,ibias,w = in,ibias,w H in f t kt 0 R Bolo T 0. 3 R Bolo T 0 C int The noise power caused by OTA s white noise is determined as vn,out,a,w = vn,a,w H in3f 4K akt 0 nγ sinπf t R Bolo T 0 πf 4K akt 0 nγ R Bolo T 0 C P K a kt 0 nγ. The noise power caused by the bolometer resistor s /f noise is described as vn,out,rbolo,/f = f V Bias f v n,bolo,/f H in f = VBias f k fbolo sinπf t f R Bolo T 0 πf k fbolo f πf πf sinπf R Bolo T 0 πf VBias k fbolo cosξ ξ sinξξ Ciξ ξ RBolo T 0Cint tpixel VBias k fbolo R Bolo T 0 ln πf πf VBias k t fbolo ln R Bolo T 0 πf R Bolo T 0 ln. C πf e C P πf πf 4 5 where ξ = π f, cosξ, sinξ ξ, the Cosine Integral Ciξ lnξ with lnξ and πf /. A mechanical shutter in front of the IRFPA is periodically closed. This can be modelled as a high Adv. Radio Sci., 8, 9 33, 00 pass filter. The lower frequency f is assumed to be Wood, 997 f 4t shutter. 6
5 D. Würfel et al.: Noise of shorttime integrators 33 t shutter is the shutter time, where t shutter. The contribution of the /f noise of the OTA with same approximations as above is given by v n,out,a,/f = K b f f W LCox f K b W LC ox v n,a,/f H in3 f sinπf πf R Bolo T 0 C P 4 C int πf Ce t ln R Bolo T 0 π f ln 4 C P. πf Ce 7 During the reset of the integrator the ktcnoise is stored on the integration capacitor. Thus vn,reset = kt 0. 8 The current responsitivity of the bolometer at the input is given for a constant voltage across the bolometer by V Bias α R I. 9 R Bolo T 0 g Bolo where α is the temperature coefficient TCR and g Bolo is the heat conductance of the bolometer derived from Wood, 997 with g Bolo g eff, I Bolo = V Bias /R Bolo T 0, α < 0, I Bolo as the constant bolometer current, g eff as the effective heat conductance. The TCR α is assumed to be constant. The total output noise power is refered to the input by multiplying by the square of the DC value of the transferfunction H in f and converted into a current by division by R Bolo T 0. The NETD is defined as 4F no π A Bolo ε Bolo dl dt t arget i n,total R I 0 where i n,total is the total noise current, F no is the fnumber of the optic, A Bolo the area of the bolometer, ε Bolo is the emission coefficient which is equal to the absorption coefficient and dl/dt target is the differential change of radiance over the change of the target temperature Wood, 997. Finally, total NETD is calculated to 4Fno RBoloT0 C dl πa Boloε Bolo R BoloT0 int dtt arget v n,out,rbolo,w vn,out,rbolo,/f v n,reset vn,out,ibias,w v n,out,a,w v n,out,a,/f Assuming that there is only noise from the bolometer resistor white and /f noise and current source white noise with, C L, WL the NETD reaches 4Fno g Bolo dl πa Boloε Bolo dtt arget 4kT 0 R Bolo T 0 t V Bias k tshutter fbololn π V Bias α. NETD caused by white noise can be decreased by increasing the readout time and bias voltage and by decreasing the bolometer resistance assuming that the bolometer parameters and fnumber are fixed. NETD caused by /f noise is independent of the bias voltage, because it cancels out. Because of the logarithm there won t be much change when varying for a fixed shutter time. Thus white noise can be reduced, but /f noise cannot. So /f noise will limit NETD. 5 Conclusions The ideal and real shorttime integrator have been modelled. The effect of the finite integration time has been included. The total noise power and the resulting NETD have been calculated. For long integration the limiting factor as far as NETD is concerned is /f noise. References Ruß, M., Bauer, J., and Vogt, H.: The geometric design of microbolometer elements for uncooled focal plane arrays, Proc. of SPIE Conference Infrared Technology and Applications XXXIII, Volume 654, , 007. Anelli, G.: Design and Characterization of Radiation Tolerant Integrated Circuits in Deep Submicron CMOS Technologies for the LHC Experiments, Ph.D. Thesis, Institut National Polytechnique de Grenoble, France, 000. Wood, R. A.: Monolithic Silicon Microbolometer Arrays, in Uncooled Infrared Imaging Arrays and Systems, edited by: Kruse, P. and Skatrud, D., Semiconductors and Semimetals, 47, 45, Academic Press, 997. R I Adv. Radio Sci., 8, 9 33, 00
SWITCHED CAPACITOR AMPLIFIERS
SWITCHED CAPACITOR AMPLIFIERS AO 0V 4. AO 0V 4.2 i Q AO 0V 4.3 Q AO 0V 4.4 Q i AO 0V 4.5 AO 0V 4.6 i Q AO 0V 4.7 Q AO 0V 4.8 i Q AO 0V 4.9 Simple amplifier First approach: A 0 = infinite. C : V C = V s
More informationAdvances in Radio Science
Advances in Radio Science, 3, 331 336, 2005 SRef-ID: 1684-9973/ars/2005-3-331 Copernicus GmbH 2005 Advances in Radio Science Noise Considerations of Integrators for Current Readout Circuits B. Bechen,
More informationElectronic Circuits Summary
Electronic Circuits Summary Andreas Biri, D-ITET 6.06.4 Constants (@300K) ε 0 = 8.854 0 F m m 0 = 9. 0 3 kg k =.38 0 3 J K = 8.67 0 5 ev/k kt q = 0.059 V, q kt = 38.6, kt = 5.9 mev V Small Signal Equivalent
More informationSwitched-Capacitor Circuits David Johns and Ken Martin University of Toronto
Switched-Capacitor Circuits David Johns and Ken Martin University of Toronto (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) University of Toronto 1 of 60 Basic Building Blocks Opamps Ideal opamps usually
More informationEnhanced performance of microbolometer. using coupled feed horn antenna
Enhanced performance of microbolometer using coupled feed horn antenna Kuntae Kim*,a, Jong-Yeon Park*, Ho-Kwan Kang*, Jong-oh Park*, Sung Moon*, Jung-ho Park a * Korea Institute of Science and Technology,
More informationDesign of Analog Integrated Circuits
Design of Analog Integrated Circuits Chapter 11: Introduction to Switched- Capacitor Circuits Textbook Chapter 13 13.1 General Considerations 13.2 Sampling Switches 13.3 Switched-Capacitor Amplifiers 13.4
More informationELEN0037 Microelectronic IC Design. Prof. Dr. Michael Kraft
ELEN0037 Microelectronic IC Design Prof. Dr. Michael Kraft Lecture 2: Technological Aspects Technology Passive components Active components CMOS Process Basic Layout Scaling CMOS Technology Integrated
More information1711. Analysis on vibrations and infrared absorption of uncooled microbolometer
1711. Analysis on vibrations and infrared absorption of uncooled microbolometer Chao Chen 1, Long Zhang 2, Yun Zhou 3, Xing Zheng 4, Jianghui Dong 5 1, 2, 3, 4 School of Optoelectronic Information, University
More informationSwitching circuits: basics and switching speed
ECE137B notes; copyright 2018 Switching circuits: basics and switching speed Mark Rodwell, University of California, Santa Barbara Amplifiers vs. switching circuits Some transistor circuit might have V
More informationAdvanced Current Mirrors and Opamps
Advanced Current Mirrors and Opamps David Johns and Ken Martin (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) slide 1 of 26 Wide-Swing Current Mirrors I bias I V I in out out = I in V W L bias ------------
More informationA. DURAND, J.L TISSOT, P. ROBERT, S. CORTIAL, M. VILAIN, O. LEGRAS
Thermogram 2011 129 17 µm VGA MICROBOLOMETER SENSORS FOR THERMOGRAPHIC APPLICATIONS A. DURAND, J.L TISSOT, P. ROBERT, S. CORTIAL, M. VILAIN, O. LEGRAS ULIS BP27 F-38113 Veurey-Voroize a.durand@ulis-ir.com
More informationCMOS Comparators. Kyungpook National University. Integrated Systems Lab, Kyungpook National University. Comparators
IsLab Analog Integrated ircuit Design OMP-21 MOS omparators כ Kyungpook National University IsLab Analog Integrated ircuit Design OMP-1 omparators A comparator is used to detect whether a signal is greater
More informationLecture 320 Improved Open-Loop Comparators and Latches (3/28/10) Page 320-1
Lecture 32 Improved OpenLoop Comparators and es (3/28/1) Page 321 LECTURE 32 IMPROVED OPENLOOP COMPARATORS AND LATCHES LECTURE ORGANIZATION Outline Autozeroing Hysteresis Simple es Summary CMOS Analog
More informationAssignment 3 ELEC 312/Winter 12 R.Raut, Ph.D.
Page 1 of 3 ELEC 312: ELECTRONICS II : ASSIGNMENT-3 Department of Electrical and Computer Engineering Winter 2012 1. A common-emitter amplifier that can be represented by the following equivalent circuit,
More informationDESIGN MICROELECTRONICS ELCT 703 (W17) LECTURE 3: OP-AMP CMOS CIRCUIT. Dr. Eman Azab Assistant Professor Office: C
MICROELECTRONICS ELCT 703 (W17) LECTURE 3: OP-AMP CMOS CIRCUIT DESIGN Dr. Eman Azab Assistant Professor Office: C3.315 E-mail: eman.azab@guc.edu.eg 1 TWO STAGE CMOS OP-AMP It consists of two stages: First
More informationThe distribution of electron energy is given by the Fermi-Dirac distribution.
Notes: Semiconductors are materials with electrical resistivities that are in between conductors and insulators. Type Resistivity, Ohm m Resistance, Ohm (1mm length) Conductor 10-8 10-5 Semiconductor 10-2
More informationLecture 6, ATIK. Switched-capacitor circuits 2 S/H, Some nonideal effects Continuous-time filters
Lecture 6, ATIK Switched-capacitor circuits 2 S/H, Some nonideal effects Continuous-time filters What did we do last time? Switched capacitor circuits The basics Charge-redistribution analysis Nonidealties
More informationPipelined multi step A/D converters
Department of Electrical Engineering Indian Institute of Technology, Madras Chennai, 600036, India 04 Nov 2006 Motivation for multi step A/D conversion Flash converters: Area and power consumption increase
More informationand V DS V GS V T (the saturation region) I DS = k 2 (V GS V T )2 (1+ V DS )
ECE 4420 Spring 2005 Page 1 FINAL EXAMINATION NAME SCORE /100 Problem 1O 2 3 4 5 6 7 Sum Points INSTRUCTIONS: This exam is closed book. You are permitted four sheets of notes (three of which are your sheets
More informationExpressions for f r (T ) and Q i (T ) from Mattis-Bardeen theory
8 Appendix A Expressions for f r (T ) and Q i (T ) from Mattis-Bardeen theory The Mattis-Bardeen theory of the anomalous skin effect in superconductors [0] may be used to derive the behavior of the resonance
More informationChapter 7. Solar Cell
Chapter 7 Solar Cell 7.0 Introduction Solar cells are useful for both space and terrestrial application. Solar cells furnish the long duration power supply for satellites. It converts sunlight directly
More informationSystematic Design of Operational Amplifiers
Systematic Design of Operational Amplifiers Willy Sansen KULeuven, ESAT-MICAS Leuven, Belgium willy.sansen@esat.kuleuven.be Willy Sansen 10-05 061 Table of contents Design of Single-stage OTA Design of
More informationECE2262 Electric Circuits. Chapter 4: Operational Amplifier (OP-AMP) Circuits
ECE2262 Electric Circuits Chapter 4: Operational Amplifier (OP-AMP) Circuits 1 4.1 Operational Amplifiers 2 4. Voltages and currents in electrical circuits may represent signals and circuits can perform
More informationFundamentals of ANALOG TO DIGITAL CONVERTERS: Part I.3. Technology
Fundamentals of ANALOG TO DIGITAL CONVERTERS: Part I.3 Technology January 019 Texas A&M University 1 Spring, 019 Well-Diffusion Resistor Example shows two long resistors for K range Alternatively, serpentine
More informationElectrical Characterization of 3D Through-Silicon-Vias
Electrical Characterization of 3D Through-Silicon-Vias F. Liu, X. u, K. A. Jenkins, E. A. Cartier, Y. Liu, P. Song, and S. J. Koester IBM T. J. Watson Research Center Yorktown Heights, NY 1598, USA Phone:
More informationEE 435 Lecture 44. Switched-Capacitor Amplifiers Other Integrated Filters
EE 435 Lecture 44 Switched-Capacitor Amplifiers Other Integrated Filters Switched-Capacitor Amplifiers Noninverting Amplifier Inverting Amplifier C A V = C C A V = - C Accurate control of gain is possible
More informationThe Approximating Impedance
Georgia Institute of Technology School of Electrical and Computer Engineering ECE 4435 Op Amp Design Laboratory Fall 005 DesignProject,Part A White Noise and Pink Noise Generator The following explains
More informationUNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences
UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences E. Alon Final EECS 240 Monday, May 19, 2008 SPRING 2008 You should write your results on the exam
More informationHow we wanted to revolutionize X-ray radiography, and how we then "accidentally" discovered single-photon CMOS imaging
How we wanted to revolutionize X-ray radiography, and how we then "accidentally" discovered single-photon CMOS imaging Stanford University EE Computer Systems Colloquium February 23 rd, 2011 EE380 Peter
More informationThe Devices: MOS Transistors
The Devices: MOS Transistors References: Semiconductor Device Fundamentals, R. F. Pierret, Addison-Wesley Digital Integrated Circuits: A Design Perspective, J. Rabaey et.al. Prentice Hall NMOS Transistor
More informationA TES Bolometer for THz FT-Spectroscopy
A TES Bolometer for THz FT-Spectroscopy M. Kehrt, J. Beyer, C. Monte, J. Hollandt Physikalisch-Technische Bundesanstalt Abbestraße 2-12, Berlin, Germany E-Mail: Mathias.Kehrt@PTB.de Abstract - We recently
More informationECE-342 Test 3: Nov 30, :00-8:00, Closed Book. Name : Solution
ECE-342 Test 3: Nov 30, 2010 6:00-8:00, Closed Book Name : Solution All solutions must provide units as appropriate. Unless otherwise stated, assume T = 300 K. 1. (25 pts) Consider the amplifier shown
More informationCircuits. L5: Fabrication and Layout -2 ( ) B. Mazhari Dept. of EE, IIT Kanpur. B. Mazhari, IITK. G-Number
EE610: CMOS Analog Circuits L5: Fabrication and Layout -2 (12.8.2013) B. Mazhari Dept. of EE, IIT Kanpur 44 Passive Components: Resistor Besides MOS transistors, sometimes one requires to implement passive
More informationECE-343 Test 1: Feb 10, :00-8:00pm, Closed Book. Name : SOLUTION
ECE-343 Test : Feb 0, 00 6:00-8:00pm, Closed Book Name : SOLUTION C Depl = C J0 + V R /V o ) m C Diff = τ F g m ω T = g m C µ + C π ω T = g m I / D C GD + C or V OV GS b = τ i τ i = R i C i ω H b Z = Z
More informationChapter 2. - DC Biasing - BJTs
Chapter 2. - DC Biasing - BJTs Objectives To Understand : Concept of Operating point and stability Analyzing Various biasing circuits and their comparison with respect to stability BJT A Review Invented
More informationBJT Biasing Cont. & Small Signal Model
BJT Biasing Cont. & Small Signal Model Conservative Bias Design (1/3, 1/3, 1/3 Rule) Bias Design Example Small-Signal BJT Models Small-Signal Analysis 1 Emitter Feedback Bias Design R B R C V CC R 1 R
More informationBJT Biasing Cont. & Small Signal Model
BJT Biasing Cont. & Small Signal Model Conservative Bias Design Bias Design Example Small Signal BJT Models Small Signal Analysis 1 Emitter Feedback Bias Design Voltage bias circuit Single power supply
More informationAdvantages of Using CMOS
Advantages of Using CMOS Compact (shared diffusion regions) Very low static power dissipation High noise margin (nearly ideal inverter voltage transfer characteristic) Very well modeled and characterized
More information6.012 Electronic Devices and Circuits
Page 1 of 10 YOUR NAME Department of Electrical Engineering and Computer Science Massachusetts Institute of Technology 6.012 Electronic Devices and Circuits Exam No. 2 Thursday, November 5, 2009 7:30 to
More informationLecture 310 Open-Loop Comparators (3/28/10) Page 310-1
Lecture 310 Open-Loop Comparators (3/28/10) Page 310-1 LECTURE 310 OPEN-LOOP COMPARATORS LECTURE ORGANIZATION Outline Characterization of comparators Dominant pole, open-loop comparators Two-pole, open-loop
More informationPARALLEL DIGITAL-ANALOG CONVERTERS
CMOS Analog IC Design Page 10.2-1 10.2 - PARALLEL DIGITAL-ANALOG CONVERTERS CLASSIFICATION OF DIGITAL-ANALOG CONVERTERS CMOS Analog IC Design Page 10.2-2 CURRENT SCALING DIGITAL-ANALOG CONVERTERS GENERAL
More informationLecture 10, ATIK. Data converters 3
Lecture, ATIK Data converters 3 What did we do last time? A quick glance at sigma-delta modulators Understanding how the noise is shaped to higher frequencies DACs A case study of the current-steering
More informationIntegrated Circuits & Systems
Federal University of Santa Catarina Center for Technology Computer Science & Electronics Engineering Integrated Circuits & Systems INE 5442 Lecture 7 Interconnections 1: wire resistance, capacitance,
More informationDevice Models (PN Diode, MOSFET )
Device Models (PN Diode, MOSFET ) Instructor: Steven P. Levitan steve@ece.pitt.edu TA: Gayatri Mehta, José Martínez Book: Digital Integrated Circuits: A Design Perspective; Jan Rabaey Lab Notes: Handed
More informationLow-Noise Sigma-Delta Capacitance-to-Digital Converter for Sub-pF Capacitive Sensors with Integrated Dielectric Loss Measurement
Low-Noise Sigma-Delta Capacitance-to-Digital Converter for Sub-pF Capacitive Sensors with Integrated Dielectric Loss Measurement Markus Bingesser austriamicrosystems AG Rietstrasse 4, 864 Rapperswil, Switzerland
More informationChapter 4 Field-Effect Transistors
Chapter 4 Field-Effect Transistors Microelectronic Circuit Design Richard C. Jaeger Travis N. Blalock 5/5/11 Chap 4-1 Chapter Goals Describe operation of MOSFETs. Define FET characteristics in operation
More information1 Name: Student number: DEPARTMENT OF PHYSICS AND PHYSICAL OCEANOGRAPHY MEMORIAL UNIVERSITY OF NEWFOUNDLAND. Fall :00-11:00
1 Name: DEPARTMENT OF PHYSICS AND PHYSICAL OCEANOGRAPHY MEMORIAL UNIVERSITY OF NEWFOUNDLAND Final Exam Physics 3000 December 11, 2012 Fall 2012 9:00-11:00 INSTRUCTIONS: 1. Answer all seven (7) questions.
More informationAmplifiers, Source followers & Cascodes
Amplifiers, Source followers & Cascodes Willy Sansen KULeuven, ESAT-MICAS Leuven, Belgium willy.sansen@esat.kuleuven.be Willy Sansen 0-05 02 Operational amplifier Differential pair v- : B v + Current mirror
More informationEE105 - Fall 2006 Microelectronic Devices and Circuits
EE105 - Fall 2006 Microelectronic Devices and Circuits Prof. Jan M. Rabaey (jan@eecs) Lecture 7: MOS Transistor Some Administrative Issues Lab 2 this week Hw 2 due on We Hw 3 will be posted same day MIDTERM
More informationECE-343 Test 2: Mar 21, :00-8:00, Closed Book. Name : SOLUTION
ECE-343 Test 2: Mar 21, 2012 6:00-8:00, Closed Book Name : SOLUTION 1. (25 pts) (a) Draw a circuit diagram for a differential amplifier designed under the following constraints: Use only BJTs. (You may
More informationLecture 15: MOS Transistor models: Body effects, SPICE models. Context. In the last lecture, we discussed the modes of operation of a MOS FET:
Lecture 15: MOS Transistor models: Body effects, SPICE models Context In the last lecture, we discussed the modes of operation of a MOS FET: oltage controlled resistor model I- curve (Square-Law Model)
More informationChapter 2 - DC Biasing - BJTs
Objectives Chapter 2 - DC Biasing - BJTs To Understand: Concept of Operating point and stability Analyzing Various biasing circuits and their comparison with respect to stability BJT A Review Invented
More informationCE/CS Amplifier Response at High Frequencies
.. CE/CS Amplifier Response at High Frequencies INEL 4202 - Manuel Toledo August 20, 2012 INEL 4202 - Manuel Toledo CE/CS High Frequency Analysis 1/ 24 Outline.1 High Frequency Models.2 Simplified Method.3
More informationDesign, simulation and validation of a novel uncooled infrared focal plane array
Sensors and Actuators A 133 (2007) 64 71 Design, simulation and validation of a novel uncooled infrared focal plane array Shali Shi a, Binbin Jiao a, Dapeng Chen a,, Chaobo Li a, Deyong Ding b,yiou a,
More informationMaria-Alexandra PAUN, PhD
On the modelisation of the main characteristics of SOI Hall cells by three-dimensional physical simulations Maria-Alexandra PAUN, PhD Visiting Researcher High Voltage Microelectronics and Sensors (HVMS)
More informationSwitched Capacitor Circuits II. Dr. Paul Hasler Georgia Institute of Technology
Switched Capacitor Circuits II Dr. Paul Hasler Georgia Institute of Technology Basic Switch-Cap Integrator = [n-1] - ( / ) H(jω) = - ( / ) 1 1 - e -jωt ~ - ( / ) / jωt (z) - z -1 1 (z) = H(z) = - ( / )
More informationMOSFET: Introduction
E&CE 437 Integrated VLSI Systems MOS Transistor 1 of 30 MOSFET: Introduction Metal oxide semiconductor field effect transistor (MOSFET) or MOS is widely used for implementing digital designs Its major
More informationLast Name _Di Tredici_ Given Name _Venere_ ID Number
Last Name _Di Tredici_ Given Name _Venere_ ID Number 0180713 Question n. 1 Discuss noise in MEMS accelerometers, indicating the different physical sources and which design parameters you can act on (with
More informationUNIVERSITÀ DEGLI STUDI DI CATANIA. Dottorato di Ricerca in Ingegneria Elettronica, Automatica e del Controllo di Sistemi Complessi, XXII ciclo
UNIVERSITÀ DEGLI STUDI DI CATANIA DIPARTIMENTO DI INGEGNERIA ELETTRICA, ELETTRONICA E DEI SISTEMI Dottorato di Ricerca in Ingegneria Elettronica, Automatica e del Controllo di Sistemi Complessi, XXII ciclo
More informationSample-and-Holds David Johns and Ken Martin University of Toronto
Sample-and-Holds David Johns and Ken Martin (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) slide 1 of 18 Sample-and-Hold Circuits Also called track-and-hold circuits Often needed in A/D converters
More informationKOM2751 Analog Electronics :: Dr. Muharrem Mercimek :: YTU - Control and Automation Dept. 1 4 DC BIASING BJTS (CONT D II )
KOM2751 Analog Electronics :: Dr. Muharrem Mercimek :: YTU - Control and Automation Dept. 1 4 DC BIASING BJTS (CONT D II ) Most of the content is from the textbook: Electronic devices and circuit theory,
More informationEE 508 Lecture 22. Sensitivity Functions - Comparison of Circuits - Predistortion and Calibration
EE 58 Lecture Sensitivity Functions - Comparison of Circuits - Predistortion and Calibration Review from last time Sensitivity Comparisons Consider 5 second-order lowpass filters (all can realize same
More informationTowards 17 µm pitch heterogeneously integrated Si/SiGe quantum well bolometer focal plane arrays
Towards 17 µm pitch heterogeneously integrated Si/SiGe quantum well bolometer focal plane arrays Per Ericsson a, Andreas C. Fischer b, Fredrik Forsberg b, Niclas Roxhed b, Björn Samel a, Susan Savage a,
More informationWhereas the diode was a 1-junction device, the transistor contains two junctions. This leads to two possibilities:
Part Recall: two types of charge carriers in semiconductors: electrons & holes two types of doped semiconductors: n-type (favor e-), p-type (favor holes) for conduction Whereas the diode was a -junction
More informationSwitch or amplifies f. Capacitor i. Capacitance is measured in micro/pico farads ii. Filters frequencies iii. Stores electrical energy
Applied Science Study Guide By Patton and Zahen 1. Relationships between Science and Technology a. Circuits are a relationship between Science and technology because the power within a current comes from
More informationUniversity of Toronto. Final Exam
University of Toronto Final Exam Date - Dec 16, 013 Duration:.5 hrs ECE331 Electronic Circuits Lecturer - D. Johns ANSWER QUESTIONS ON THESE SHEETS USING BACKS IF NECESSARY 1. Equation sheet is on last
More informationEEC 118 Lecture #2: MOSFET Structure and Basic Operation. Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation
EEC 118 Lecture #2: MOSFET Structure and Basic Operation Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation Announcements Lab 1 this week, report due next week Bring
More informationTransistor's self-und mutual heating and its impact on circuit performance
Transistor's self-und mutual heating and its impact on circuit performance M. Weiß, S. Fregonese, C. Maneux, T. Zimmer 26 th BipAk, 15 November 2013, Frankfurt Oder, Germany Outline 1. Motivation. Research
More informationAutomotive Grade Silicon Capacitors for Under the Hood Applications
Automotive Grade Silicon Capacitors for Under the Hood Applications Sébastien Jacqueline, Laurent Lengignon, Laëtitia Omnès IPDiA, 2 rue de la Girafe, 14000 Caen, France laetitia.omnes@ipdia.com, +33 (0)
More informationChapter 2: Review of Microbolometer
Chapter 2: Review of Microbolometer In this chapter, the basics of microbolometer theory and micromachining are covered. The theory of microbolometer detectors is discussed in detail, as well as their
More informationControl of the fabrication process for the sensors of the CMS Silicon Strip Tracker. Anna Macchiolo. CMS Collaboration
Control of the fabrication process for the sensors of the CMS Silicon Strip Tracker Anna Macchiolo Universita di Firenze- INFN Firenze on behalf of the CMS Collaboration 6 th International Conference on
More informationBasic Electronics Prof. Dr. Chitralekha Mahanta Department of Electronics and Communication Engineering Indian Institute of Technology, Guwahati
Basic Electronics Prof. Dr. Chitralekha Mahanta Department of Electronics and Communication Engineering Indian Institute of Technology, Guwahati Module: 2 Bipolar Junction Transistors Lecture-4 Biasing
More informationMaria Carmela Di Piazza. Gianpaolo Vitale. Photovoltaic Sources. Modeling and Emulation. ^ Springer
Maria Carmela Di Piazza Gianpaolo Vitale Photovoltaic Sources Modeling and Emulation ^ Springer Part I 1 From the Nuclear Fusion to the Radiated Energy on the Earth... 3 1.1 Inside the Universe 3 1.2 The
More information3. Basic building blocks. Analog Design for CMOS VLSI Systems Franco Maloberti
Inverter with active load It is the simplest gain stage. The dc gain is given by the slope of the transfer characteristics. Small signal analysis C = C gs + C gs,ov C 2 = C gd + C gd,ov + C 3 = C db +
More informationElectronics II. Midterm #2
The University of Toledo EECS:3400 Electronics I Section sums_elct7.fm - StudentName Electronics II Midterm # Problems Points. 8. 3. 7 Total 0 Was the exam fair? yes no The University of Toledo sums_elct7.fm
More informationECE 546 Lecture 10 MOS Transistors
ECE 546 Lecture 10 MOS Transistors Spring 2018 Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jesa@illinois.edu NMOS Transistor NMOS Transistor N-Channel MOSFET Built on p-type
More informationSemiconductor Physics Problems 2015
Semiconductor Physics Problems 2015 Page and figure numbers refer to Semiconductor Devices Physics and Technology, 3rd edition, by SM Sze and M-K Lee 1. The purest semiconductor crystals it is possible
More informationNyquist-Rate A/D Converters
IsLab Analog Integrated ircuit Design AD-51 Nyquist-ate A/D onverters כ Kyungpook National University IsLab Analog Integrated ircuit Design AD-1 Nyquist-ate MOS A/D onverters Nyquist-rate : oversampling
More informationThe Hermes Recoil Silicon Detector
The Hermes Recoil Silicon Detector Introduction Detector design considerations Silicon detector overview TIGRE microstrip sensors Readout electronics Test beam results Vertex 2002 J. Stewart DESY Zeuthen
More informationLecture 4, Noise. Noise and distortion
Lecture 4, Noise Noise and distortion What did we do last time? Operational amplifiers Circuit-level aspects Simulation aspects Some terminology Some practical concerns Limited current Limited bandwidth
More informationSection 12: Intro to Devices
Section 12: Intro to Devices Extensive reading materials on reserve, including Robert F. Pierret, Semiconductor Device Fundamentals EE143 Ali Javey Bond Model of Electrons and Holes Si Si Si Si Si Si Si
More informationUniversity of Pennsylvania Department of Electrical Engineering. ESE 570 Midterm Exam March 14, 2013 FORMULAS AND DATA
University of Pennsylvania Department of Electrical Engineering ESE 570 Midterm Exam March 4, 03 FORMULAS AND DATA. PHYSICAL CONSTANTS: n i = intrinsic concentration undoped) silicon =.45 x 0 0 cm -3 @
More informationInstrumentation for sub-mm astronomy. Adam Woodcraft SUPA, University of Edinburgh
Instrumentation for sub-mm astronomy Adam Woodcraft http://woodcraft.lowtemp.org SUPA, University of Edinburgh 1 2 Introduction Sub-mm astronomy 1 Astronomy at sub-mm wavelengths Between infrared and millimetre
More informationAs light level increases, resistance decreases. As temperature increases, resistance decreases. Voltage across capacitor increases with time LDR
LDR As light level increases, resistance decreases thermistor As temperature increases, resistance decreases capacitor Voltage across capacitor increases with time Potential divider basics: R 1 1. Both
More informationBiasing the CE Amplifier
Biasing the CE Amplifier Graphical approach: plot I C as a function of the DC base-emitter voltage (note: normally plot vs. base current, so we must return to Ebers-Moll): I C I S e V BE V th I S e V th
More informationLecture 210 Physical Aspects of ICs (12/15/01) Page 210-1
Lecture 210 Physical Aspects of ICs (12/15/01) Page 210-1 LECTURE 210 PHYSICAL ASPECTS OF ICs (READING: Text-Sec. 2.5, 2.6, 2.8) INTRODUCTION Objective Illustrate the physical aspects of integrated circuits
More informationOperational Amplifier (Op-Amp) Operational Amplifiers. OP-Amp: Components. Internal Design of LM741
(Op-Amp) s Prof. Dr. M. Zahurul Haq zahurul@me.buet.ac.bd http://teacher.buet.ac.bd/zahurul/ Department of Mechanical Engineering Bangladesh University of Engineering & Technology ME 475: Mechatronics
More informationSwitched Capacitor Circuits I. Prof. Paul Hasler Georgia Institute of Technology
Switched Capacitor Circuits I Prof. Paul Hasler Georgia Institute of Technology Switched Capacitor Circuits Making a resistor using a capacitor and switches; therefore resistance is set by a digital clock
More informationLecture 2. Introduction to semiconductors Structures and characteristics in semiconductors. Fabrication of semiconductor sensor
Lecture 2 Introduction to semiconductors Structures and characteristics in semiconductors Semiconductor p-n junction Metal Oxide Silicon structure Semiconductor contact Fabrication of semiconductor sensor
More informationAppendix A Butterworth Filtering Transfer Function
Appendix A Butterworth Filtering Transfer Function A.1 Continuous-Time Low-Pass Butterworth Transfer Function In order to obtain the values for the components in a filter, using the circuits transfer function,
More informationSystem on a Chip. Prof. Dr. Michael Kraft
System on a Chip Prof. Dr. Michael Kraft Lecture 3: Sample and Hold Circuits Switched Capacitor Circuits Circuits and Systems Sampling Signal Processing Sample and Hold Analogue Circuits Switched Capacitor
More informationLecture 5 Review Current Source Active Load Modified Large / Small Signal Models Channel Length Modulation
Lecture 5 Review Current Source Active Load Modified Large / Small Signal Models Channel Length Modulation Text sec 1.2 pp. 28-32; sec 3.2 pp. 128-129 Current source Ideal goal Small signal model: Open
More informationChapter 5. BJT AC Analysis
Chapter 5. Outline: The r e transistor model CB, CE & CC AC analysis through r e model common-emitter fixed-bias voltage-divider bias emitter-bias & emitter-follower common-base configuration Transistor
More informationDr. Maria-Alexandra PAUN
Performance comparison of Hall Effect Sensors obtained by regular bulk or SOI CMOS technology Dr. Maria-Alexandra PAUN Visiting Researcher High Voltage Microelectronics and Sensors (HVMS) Group, Department
More informationElectronic Circuits 1. Transistor Devices. Contents BJT and FET Characteristics Operations. Prof. C.K. Tse: Transistor devices
Electronic Circuits 1 Transistor Devices Contents BJT and FET Characteristics Operations 1 What is a transistor? Three-terminal device whose voltage-current relationship is controlled by a third voltage
More informationLAYOUT TECHNIQUES. Dr. Ivan Grech
LAYOUT TECHNIQUES OUTLINE Transistor Layout Resistor Layout Capacitor Layout Floor planning Mixed A/D Layout Automatic Analog Layout Layout Techniques Main Layers in a typical Double-Poly, Double-Metal
More informationECE 546 Lecture 11 MOS Amplifiers
ECE 546 Lecture MOS Amplifiers Spring 208 Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jesa@illinois.edu ECE 546 Jose Schutt Aine Amplifiers Definitions Used to increase
More informationAnalytical Optimization of High Performance and High Quality Factor MEMS Spiral Inductor
Progress In Electromagnetics Research M, Vol. 34, 171 179, 2014 Analytical Optimization of High Performance and High Quality Factor MEMS Spiral Inductor Parsa Pirouznia * and Bahram Azizollah Ganji Abstract
More informationElectronics II. Final Examination
The University of Toledo f17fs_elct27.fm 1 Electronics II Final Examination Problems Points 1. 11 2. 14 3. 15 Total 40 Was the exam fair? yes no The University of Toledo f17fs_elct27.fm 2 Problem 1 11
More information