An Angelov Large Signal Model and its Parameter Extraction Strategy for GaAs HEMT

Size: px
Start display at page:

Download "An Angelov Large Signal Model and its Parameter Extraction Strategy for GaAs HEMT"

Transcription

1 TSINGHUA UNIVERSITY An Angelov Large Signal Model and its Parameter Extraction Strategy for GaAs HEMT Yan Wang Wenyuan Zhang Tsinghua University

2 Outline Motivation Large Signal Model Parameter Extraction Strategy Model verification Conclusion 2

3 Outline Motivation Large Signal Model Parameter Extraction Strategy Model verification Conclusion 3

4 Motivation Device modeling is to find a suitable equivalent description of the transistor and accurate models play an important role in the success of IC design. A good model accurate within a certain frequency range as simple as possible The parameters in the model should be easily extracted The model should be able to reflect the temperature effect The parameters should have clear physical meaning scalable The model should have good convergence The model should ensure high-order derivative of the expression, especially for the large signal model in order to accurately predict harmonic components. A good model is a good trade off 4

5 Outline Motivation Large Signal Model Parameter Extraction Strategy Model verification Conclusion 5

6 Large Signal Model the number of papers on the research of transistor modeling You can find from the published papers that the number 6of transistor modeling show a significant growing trend

7 Large Signal Model numbers of research papers on different types of transistor modeling HEMT Modeling had an obvious down times, but in recent years, with the advantages of high electron mobility, high linearity and low noise, It has become a hot spot in the 7 research of modeling. The modeling work in this talk will also aim at GaAs HEMT.

8 Large Signal Model Statistics of research papers on HEMT large signal nonlinear modeling Transistors will exhibit obvious nonlinear effects when working under large signal conditions. We can see that the number of articles related to nonlinear large signal accounts for nearly half, and the proportion increases year by year 8

9 Large Signal Model For RF and microwave applications, transistors often work in large signal states. The nonlinear behavior of transistors is more important. As early as eighty in the last century, the large signal empirical model of microwave devices was established. Over the past thirty years, there have been many excellent large signal models, such as: Curtice Model Tajima Model Materka Model Statz Model TOM Model Angelov Model EEHEMT1 business Model 9

10 Large Signal Model Curtice Model: In 1980, Walter R. Curtice first proposed an FET large signal empirical model and simulated it through Spice, which include the drain current Ids gate capacitance Cgs and parasitic parameters, but the model does not take into account the principle of charge conservation. Statz Model: In1987. A large signal transistor model is put forward by Statz, and considering the conservation of charge, a two dimensional capacitance model is established. The gate charge and drain charge are unified as gate charge, which is determined by gate voltage and drain voltage. The precision of the model is further improved. These two models are proposed for MESFET, None of the models can10be directly applied to HEMT Device

11 Large Signal Model Angelov model In 1992, Sweden professor ( in Chalmers)Angelov put forward a new large signal model, based on the empirical formula of the exponential function and the current-voltage relationship is a hyperbolic tangent function. This form is more applicable to large signal modeling of MESFET and HEMT. From the first HEMT model to present,the most widely used models are Curtice and Angelov Model and EEHEMT1 business model. Many later scholars are based on these three models to consider the improvement of thermal effect, frequency migration effect and charge conservation. 11

12 Large Signal Model Tajima Model In 1981, Tajima proposed the model applied to the frequency domain, based on the model GaAs FET. A large signal model is established for DC characteristics of the device and was successfully applied to the design of the oscillator. Materka model In 1983, Materka proposed a simple large signal model based on DC characteristics. Four measuring parameters can be applied to any size in theory. And it is convenient to be extended to computer aided analysis and design.

13 Large Signal Model Later works have made many improvements to the previous models, such as 1990, Mccamant put forward TOM1 model, Statz model has been changed, and Ids are varied as outside voltage. Considering the negative DC conductance characteristic, the proposed model can guarantee high precision in the larger bias range. In the business model, in 1993, Agilent established the model EEHEMT1, which has a wide range of applications, but it is represented by a piecewise function. The input output characteristics of different current output stages are in different modes.

14 Large Signal Model In 1997, Dr. C.Wei of Alpha proposed a charge conservation model including the self heating effect and frequency migration effect. This model can predict the current voltage relations, charge voltage relations and S parameters of different frequencies, more accurately.

15 Large Signal Model To sum up : the small signal equivalent circuit model of HEMT has been developed relatively mature. How to establish a precise nonlinear model to improve the nonlinear performance of RF / microwave power circuits has always been a key and difficult point, especially the high order derivative is need to be guaranteed. the input and output characteristics of HEMT are different under different temperature environments. Self heating effect should be considered. the relatively complex extraction method is generally used, the difference of the research mainly focus in the extraction of the embedded technology, the parasitic parameters, and the simpleness of the extraction strategy. 15

16 Large Signal Model Why Angelov model is chosen in this work? Accurate for HEMT Simple although the extraction is a little bit complicated High order continuous and derivative can be used for harmonic analysis in the nonlinear performance of RF / microwave circuits Charge conservation is considered and the convergence can be ensured. 16

17 Large Signal Model Structure and band diagram of typical GaAs HEMT Due to the wide band gap, the conduction band bends a lot in order to supply 17 enough electron, which leads to strong quantum effect.

18 Large Signal Model Traditional small signal equivalent circuit model 18

19 Large Signal Model A schematic diagram of large signal equivalent model 19

20 Large Signal Model Angelov model The Angelov model uses an exponential function, and the relationship between the current and the voltage is reflected by the hyperbolic tangent function. The current and capacitance of the Angelov model is as following Proposed large signal equivalent circuit model 20

21 Large Signal Model I I ( e I I ( e gd j 6 P tanh( V V ) P V Kbdge e P tanh( V V ) g gd jg 6 Pbdg tanh( Vgd Vbdgd ) Pg Vjg 10 Kbdge e ) I I (1 tanh ) tanh( V )(1 V ) d pk0 ds ds 2 (1 tanh ) P ( V V ) P ( V V ) P( V V ) r gs j P tanh( V V ) g gs jg bdg gs bdgs g jg 10 ) s P P(1 B / cosh ( BV )) 2 1m Cgs Cgspi Cgs0(1 tanh 1)(1 tanh 2) Cgd Cgdpi Cgd 0(1 tanh 3)(1 tanh 4) P P V 2 P20 P21Vds gs 3 P30 P31Vds 4 P40 PV 41 gd 1m gs pks 2 gs pks 3 gs pks ds 21

22 Outline Motivation Large Signal Model Parameter Extraction Strategy Model verification Conclusion 22

23 Parameter Extraction Strategy Extract Rg, Rd, Rs, Lg, Ld, Ls under cold FET condition (Ig=0, Id=0) using the flat range for Rg, Rd, Rs at low frequency band using the flat range for Lg, Ld, Ls at high frequency band Cold FET Extraction 1. Extract Rg, Rd, Rs from cold FET at low frequency 2. Extract Lg, Ld, Ls from cold FET at high frequency G Equivalent Circuit Model Igd Lg Rg Rgd Rd Ld D Cgd Igs Id Cds S Rgs Rs Ls Cgs Cold FET Cold FET Equivalent Circuit Model G Lg Rg Rd Ld Rs Ls D S

24 Parameter Extraction Strategy Extract Ij, Pg, Vjg from Ig-Vgs at forward Vgs at zero Vds where Igs Igd Ig/2 P tanh( V V ) 6 P tanh( V V ) P V gs j bdg g gs jg bdg gs bdgs g jg I I ( e 10 K e e ) G Equivalent Circuit Model Igd Lg Rg Rgd Rd Ld D Cgd Igs Id Cds Rgs Cgs Rs Ls I V Extraction 3. Extract Ij, Pg, Vjg from Ig Vgs at forward Vgs S I gs I e j Vgs>0 P tanh( V V ) g gs jg linear range saturation range ln I PV PV ln I gs g gs g jg j I, P, V j g jg Pg gs, sat, for / I I e j 4. Extract Kbdg, Pbdg, Vbdgs, Vbdgd from Ig Vgs at reverse Vgs 5. Extract Ipk0, Vpks, P1 from Id Vgs 6. Optimize P2, P3 from Id Vds 7. Extract λ from Id Vds 8. Optimize B1, B2, αr, αs from Id Vds

25 Parameter Extraction Strategy Extract Kbdg, Pbdg, Vbdgs, Vbdgd from Ig-Vgs at reverse Vgs introduce 0 k 1 assume Igs=kIg, Ids=(1-k)Ig scan k to achieve the smallest error P tanh( V V ) 6 P tanh( V V ) PV gs j bdg g gs jg bdg gs bdgs g jg I I ( e 10 K e e ) linear range ln I P V P V gs bdg gs bdg bdgs 6 ln(10 Kbdg I j ) Vgs<0 6 Pbdg tanh( Vgs Vbdgs ) Igs 10 Kbdg I je saturation range 6 Pbdg bdg gs, sat, re /10 j K I I e Kbdg, Pbdg, Vbdgs G Equivalent Circuit Model Igd Lg Rg Rgd Rd Ld D Cgd Igs Id Cds I gd V bdgd in the same way as left Rgs Cgs Rs Ls I V Extraction 3. Extract Ij, Pg, Vjg from Ig Vgs at forward Vgs 4. Extract Kbdg, Pbdg, Vbdgs, Vbdgd from Ig Vgs at reverse Vgs 5. Extract Ipk0, Vpks, P1 from Id Vgs 6. Optimize P2, P3 from Id Vds 7. Extract λ from Id Vds 8. Optimize B1, B2, αr, αs from Id Vds S

26 Parameter Extraction Strategy Extract Ipk0, Vpks, P1 from Id-Vgs Ipk0, Vpks, P1 are found to be Id, Vgs, gm/id for maximum gm I I (1 tanh ) tanh( V )(1 V ) d pk0 ds ds 2 3 G P ( V V ) 1m gs pks 2 gs Vpks 3 gs Vpks P ( V ) PV ( ) Equivalent Circuit Model Igd Lg Rg Rgd Rd Ld D Cgd Igs Id Cds Rgs Cgs Rs Ls I V Extraction 3. Extract Ij, Pg, Vjg from Ig Vgs at forward Vgs 4. Extract Kbdg, Pbdg, Vbdgs, Vbdgd from Ig Vgs at reverse Vgs S I I (1 tanh ) d pk0 P ( ) 1 Vgs Vpks 5. Extract Ipk0, Vpks, P1 from Id Vgs I g PI (1 tanh ) PI (1 tanh ) g g d 2 m 1 pk0 1 d Vgs 2 d 2 2 m2 P 2 1 Ipk0 Vgs m2 I 2 tanh (1 tanh ) 0 tanh 0 6. Optimize P2, P3 from Id Vds 7. Extract λ from Id Vds 8. Optimize B1, B2, αr, αs from Id Vds

27 Parameter Extraction Strategy Optimize P2, P3 with targets of Id, gm, gm2, gm3 versus Vgs Extract λ from Id-Vds λ is the slope at the saturation range Optimize B1, B2, αr, αs with targets of Id, Id versus Vds G Equivalent Circuit Model Igd Lg Rg Rgd Rd Ld D Cgd Igs Id Cds Rgs Cgs Rs Ls I V Extraction 3. Extract Ij, Pg, Vjg from Ig Vgs at forward Vgs 4. Extract Kbdg, Pbdg, Vbdgs, Vbdgd from Ig Vgs at reverse Vgs 5. Extract Ipk0, Vpks, P1 from Id Vgs 6. Optimize P2, P3 from Id Vds 7. Extract λ from Id Vds 8. Optimize B1, B2, αr, αs from Id Vds S

28 Parameter Extraction Strategy Extract Cgspi, Cgs0 from Cgs Vgs at zero Vds and Cgs Vds at zero Vgs G Equivalent Circuit Model Igd Lg Rg Rgd Rd Ld D Cgd Igs Id Cds Cgs Cgspi Cgs0(1 tanh 1)(1 tanh 2) (at zero V ) C C (1 tanh( P P V ))(1 tanh P ) ds P Rgs Cgs gspi gs gs 20 ( C, C 2 C ) gspi gspi gs0 PV gs C min{min C ( V ), min C ( V ) } gspi gs gs V 0 gs ds V 0 C max C ( V ) min C ( V ) ds gs0 gs gs V 0 gs gs V 0 ds gs ds Rs P PVds (at zero ) P V d s 20 Ls S C V Extraction 9. Extract Cgspi, Cgs0 from Cgs Vgs at zero Vds and Cgs Vds at zero Vgs 10. Extract Cgdpi, Cgd0 from Cgd Vgs at zero Vds and Cgd Vds at zero Vgs 11. Extract Cds from Cds Vgs at zero Vds and low Vgs 12. Extract P10, P11 from Cgs Vgs at zero Vds 13. Extract P40, P41 from Cgd Vgs at zero Vds 14. Extract P20, P21 from Cgs Vds at zero Vgs 15. Extract P30, P31 from Cgd Vds at zero Vgs 16. Optimize Rgs, Rgd from Rgs,eq and Rgd,eq frequency

29 Parameter Extraction Strategy Extract Cgdpi, Cgd0 from Cgd Vgs at zero Vds and Cgd Vds at zero Vgs at a fixed 3 P30 PV 31 frequency (at zero ) Cgd Cgdpi Cgd 0(1 tanh 3)(1 tanh 4) (at zero V ) C C (1 tanh P )(1 tanh( P P V )) ds gdpi gd gs ( C, C 2 C ) G V d s gdpi gdpi gd 0 C min{min C ( V ), min C ( V ) } gdpi gd gs V 0 gd ds V 0 C max C ( V ) min C ( V ) ds gs0 gd gs V 0 gd gs V 0 ds Equivalent Circuit Model Igd Lg Rg Rgd Rd Ld D Cgd Igs Id Cds ds P 30 Rgs Cgs 4 P40 P41Vgd (at zero V ) P ds gs ds Rs P Ls V gs S C V Extraction 9. Extract Cgspi, Cgs0 from Cgs Vgs at zero Vds and Cgs Vds at zero Vgs 10. Extract Cgdpi, Cgd0 from Cgd Vgs at zero Vds and Cgd Vds at zero Vgs 11. Extract Cds from Cds Vgs at zero Vds and low Vgs 12. Extract P10, P11 from Cgs Vgs at zero Vds 13. Extract P40, P41 from Cgd Vgs at zero Vds 14. Extract P20, P21 from Cgs Vds at zero Vgs 15. Extract P30, P31 from Cgd Vds at zero Vgs 16. Optimize Rgs, Rgd from Rgs,eq and Rgd,eq frequency

30 Parameter Extraction Strategy G Extract Cds Equivalent Circuit Model Igd Lg Rg Rgd Rd Ld D Cgd Igs Id Cds Rgs from Cds-Vgs at zero Vds using the flat range for Cds at small Vgs Cgs Rs Ls S C V Extraction 9. Extract Cgspi, Cgs0 from Cgs Vgs at zero Vds and Cgs Vds at zero Vgs 10. Extract Cgdpi, Cgd0 from Cgd Vgs at zero Vds and Cgd Vds at zero Vgs 11. Extract Cds from Cds Vgs at zero Vds and low Vgs 12. Extract P10, P11 from Cgs Vgs at zero Vds 13. Extract P40, P41 from Cgd Vgs at zero Vds 14. Extract P20, P21 from Cgs Vds at zero Vgs 15. Extract P30, P31 from Cgd Vds at zero Vgs 16. Optimize Rgs, Rgd from Rgs,eq and Rgd,eq frequency

31 Parameter Extraction Strategy Extract P10, P11 from Cgs-Vgs at zero Vds linear regression: 1 tanh (( Cgs Cgspi ) / Cgs0 1) P11Vgs P10 Extract P20, P21 from Cgs-Vds at zero Vgs linear regression: 1 tanh Cgs C gspi 1 C (1 tanh P ) gs0 10 Equivalent Circuit Model Igd Lg Rg Rgd Rd Ld G D Cgd Igs Id Cds S Rgs Rs Ls Cgs P V P 21 ds 20 C V Extraction 9. Extract Cgspi, Cgs0 from Cgs Vgs at zero Vds and Cgs Vds at zero Vgs 10. Extract Cgdpi, Cgd0 from Cgd Vgs at zero Vds and Cgd Vds at zero Vgs 11. Extract Cds from Cds Vgs at zero Vds and low Vgs 12. Extract P10, P11 from Cgs Vgs at zero Vds 13. Extract P40, P41 from Cgd Vgs at zero Vds 14. Extract P20, P21 from Cgs Vds at zero Vgs 15. Extract P30, P31 from Cgd Vds at zero Vgs 16. Optimize Rgs, Rgd from Rgs,eq and Rgd,eq frequency

32 Parameter Extraction Strategy Extract P40, P41 from Cgd-Vgs at zero Vds linear regression: 1 tanh (( C C ) / C 1) P V P Extract P30, P31 from Cgd-Vds at zero Vgs linear regression: Equivalent Circuit Model Igd Lg Rg Rgd Rd Ld G D Cgd Igs Id Cds S Rgs Rs Ls Cgs gd gdpi gd 0 41 gs 40 1 tanh Cgd C gdpi 1 Cgd 0(1 tanh( P40 P41Vds )) P V P 31 ds 30 C V Extraction 9. Extract Cgspi, Cgs0 from Cgs Vgs at zero Vds and Cgs Vds at zero Vgs 10. Extract Cgdpi, Cgd0 from Cgd Vgs at zero Vds and Cgd Vds at zero Vgs 11. Extract Cds from Cds Vgs at zero Vds and low Vgs 12. Extract P10, P11 from Cgs Vgs at zero Vds 13. Extract P40, P41 from Cgd Vgs at zero Vds 14. Extract P20, P21 from Cgs Vds at zero Vgs 15. Extract P30, P31 from Cgd Vds at zero Vgs 16. Optimize Rgs, Rgd from Rgs,eq and Rgd,eq frequency

33 Parameter Extraction Strategy Equivalent Circuit Model Igd Lg Rg Rgd Rd Ld G D Cgd Igs Id Cds S Rgs Rs Ls Cgs Optimize Rgs, Rgd with targets: R Y Y 1 gs, eq Re(( 11 12) ) R Y 1 gd, eq Re(( 12) ) versus frequency C V Extraction 9. Extract Cgspi, Cgs0 from Cgs Vgs at zero Vds and Cgs Vds at zero Vgs 10. Extract Cgdpi, Cgd0 from Cgd Vgs at zero Vds and Cgd Vds at zero Vgs 11. Extract Cds from Cds Vgs at zero Vds and low Vgs 12. Extract P10, P11 from Cgs Vgs at zero Vds 13. Extract P40, P41 from Cgd Vgs at zero Vds 14. Extract P20, P21 from Cgs Vds at zero Vgs 15. Extract P30, P31 from Cgd Vds at zero Vgs 16. Optimize Rgs, Rgd from Rgs,eq and Rgd,eq frequency

34 Outline Motivation Large Signal Model Parameter Extraction Strategy Model verification Conclusion 34

35 Model verification HEMTs of six different sizes (finger number finger width = 2 20μm, 4 20μm, 6 20μm, 8 20μm, 4 15μm, 4 25μm) are fabricated in 70nm GaAs technology and measured in extensive ways to evaluate the proposed model along with its parameter extraction. S-parameters are measured up to 67GHz. Large signal performances including power gain and power added efficiency (PAE) are also evaluated35 by measurements at 30GHz.

36 Model verification Measured and modeled RF small signal characteristics 36

37 Model verification 37

38 Model verification Measured and modeled RF large signal characteristics: (a) output power, (b) power gain, (c) PAE versus input power at 30GHz 38

39 Outline Motivation Large Signal Model Parameter Extraction Strategy Model verification Conclusion 39

40 Conclusion An Angelov large signal model and its parameter extraction strategy for GaAs HEMT are established. The model is composed of a unified equivalent circuit model and a set of analytical formulas. All the key parameters are taken directly from measurements step by step. The above work is validated by extensive measurements with good accuracy and can contributes to GaAs HEMT millimeter-wave circuit and system design. Heat effect modeling is our next emphasis. 40

41 Thanks for your attention! 41

Vrg Qgd Gdg Vrd Gate Rg Rd Vgd Vgs Qds Ids = f(vds,vgs,t Qgs Ids Vds Idiode_f = f(vds Idiode_r = f(vdiode_r,t Ggs Qds = f(vds,t Qgs = f(vgs,t Vrs Rs Q

Vrg Qgd Gdg Vrd Gate Rg Rd Vgd Vgs Qds Ids = f(vds,vgs,t Qgs Ids Vds Idiode_f = f(vds Idiode_r = f(vdiode_r,t Ggs Qds = f(vds,t Qgs = f(vgs,t Vrs Rs Q Motorola s Electro Thermal (MET LDMOS Model 1. Description of the Model The MET LDMOS model [1] is an electro thermal model that can account for dynamic selfheating effects and was specifically tailored

More information

ECE 497 JS Lecture - 12 Device Technologies

ECE 497 JS Lecture - 12 Device Technologies ECE 497 JS Lecture - 12 Device Technologies Spring 2004 Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jose@emlab.uiuc.edu 1 NMOS Transistor 2 ρ Source channel charge density

More information

Motorola s Electro Thermal (MET) LDMOS Model MosnldMet

Motorola s Electro Thermal (MET) LDMOS Model MosnldMet Motorola s Electro Thermal (MET) LDMOS Model MosnldMet Description: This element implements Motorola s LDMOS. This is an electro thermal model that accounts for dynamic self-heating effects and was specifically

More information

LARGE SIGNAL EQUIVALENT CIRCUIT MODEL FOR PACKAGE ALGaN/GaN HEMT

LARGE SIGNAL EQUIVALENT CIRCUIT MODEL FOR PACKAGE ALGaN/GaN HEMT Progress In Electromagnetics Research Letters, Vol. 20, 27 36, 2011 LARGE SIGNAL EQUIVALENT CIRCUIT MODEL FOR PACKAGE ALGaN/GaN HEMT L. Sang, Y. Xu, Y. Chen, Y. Guo, and R. Xu EHF Key Laboratory of Fundamental

More information

S-Parameter Simulation of RF-HEMTs

S-Parameter Simulation of RF-HEMTs S-Parameter Simulation of RF-HEMTs R. Quay 1, R. Reuter 1, V. Palankovski 2, S. Selberherr2 1 Fraunhofer Institute for Applied Solid-State Physics, Tullastr.72, D-79108 Freiburg, Germany 2 Institute for

More information

ASM-HEMT Model for GaN RF and Power Electronic Applications: Overview and Extraction

ASM-HEMT Model for GaN RF and Power Electronic Applications: Overview and Extraction ASM-HEMT Model for GaN RF and Power Electronic Applications: Overview and Extraction June 27, 2016 Sheikh Aamir Ahsan Sudip Ghosh Yogesh Singh Chauhan IIT Kanpur Sourabh Khandelwal UC Berkeley MA Long

More information

Black Box Modelling of Power Transistors in the Frequency Domain

Black Box Modelling of Power Transistors in the Frequency Domain Jan Verspecht bvba Mechelstraat 17 B-1745 Opwijk Belgium email: contact@janverspecht.com web: http://www.janverspecht.com Black Box Modelling of Power Transistors in the Frequency Domain Jan Verspecht

More information

Monolithic Microwave Integrated Circuits

Monolithic Microwave Integrated Circuits SMA5111 - Compound Semiconductors Lecture 10 - MESFET IC Applications - Outline Left over items from Lect. 9 High frequency model and performance Processing technology Monolithic Microwave Integrated Circuits

More information

Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. The Devices. July 30, Devices.

Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. The Devices. July 30, Devices. Digital Integrated Circuits A Design Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic The July 30, 2002 1 Goal of this chapter Present intuitive understanding of device operation Introduction

More information

ECE 342 Electronic Circuits. 3. MOS Transistors

ECE 342 Electronic Circuits. 3. MOS Transistors ECE 342 Electronic Circuits 3. MOS Transistors Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jschutt@emlab.uiuc.edu 1 NMOS Transistor Typically L = 0.1 to 3 m, W = 0.2 to

More information

The Devices. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002

The Devices. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002 Digital Integrated Circuits A Design Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic The Devices July 30, 2002 Goal of this chapter Present intuitive understanding of device operation Introduction

More information

GENERAL PURPOSE DUAL-GATE GaAS MESFET

GENERAL PURPOSE DUAL-GATE GaAS MESFET GENERAL PURPOSE DUAL-GATE GaAS MESFET FEATU SUITABLE FOR USE AS RF AMPLIFIER IN UHF TUNER POWER GAIN AND NOISE FIGURE vs. DRAIN TO SOURCE VOLTAGE LOW CRSS:. pf (TYP) HIGH : db (TYP) AT 9 MHz LOW : 1.1

More information

GENERAL PURPOSE DUAL-GATE GaAS MESFET PACKAGE OUTLINE 39 SYMBOL PARAMETERS AND CONDITIONS UNITS MIN TYP MAX

GENERAL PURPOSE DUAL-GATE GaAS MESFET PACKAGE OUTLINE 39 SYMBOL PARAMETERS AND CONDITIONS UNITS MIN TYP MAX FEATU SUITABLE FOR USE AS RF AMPLIFIER IN UHF TUNER LOW CRSS:. pf (TYP) HIGH : db (TYP) AT 9 MHz LOW : 1.1 db TYP AT 9 MHz LG1 = 1. µm, LG = 1. µm, WG = 4 µm ION IMPLANTATION AVAILABLE IN TAPE & REEL OR

More information

Device Models (PN Diode, MOSFET )

Device Models (PN Diode, MOSFET ) Device Models (PN Diode, MOSFET ) Instructor: Steven P. Levitan steve@ece.pitt.edu TA: Gayatri Mehta, José Martínez Book: Digital Integrated Circuits: A Design Perspective; Jan Rabaey Lab Notes: Handed

More information

Lecture 6: 2D FET Electrostatics

Lecture 6: 2D FET Electrostatics Lecture 6: 2D FET Electrostatics 2016-02-01 Lecture 6, High Speed Devices 2014 1 Lecture 6: III-V FET DC I - MESFETs Reading Guide: Liu: 323-337 (he mainly focuses on the single heterostructure FET) Jena:

More information

Self-heat Modeling of Multi-finger n-mosfets for RF-CMOS Applications

Self-heat Modeling of Multi-finger n-mosfets for RF-CMOS Applications Self-heat Modeling of Multi-finger n-mosfets for RF-CMOS Applications Hitoshi Aoki and Haruo Kobayashi Faculty of Science and Technology, Gunma University (RMO2D-3) Outline Research Background Purposes

More information

NONLINEAR MODELING OF RF/MICROWAVE CIRCUITS FOR MULTI-TONE SIGNAL ANALYSIS

NONLINEAR MODELING OF RF/MICROWAVE CIRCUITS FOR MULTI-TONE SIGNAL ANALYSIS NONLINEAR MODELING OF RF/MICROWAVE CIRCUITS FOR MULTI-TONE SIGNAL ANALYSIS José Carlos Pedro and Nuno Borges Carvalho e-mail: jcpedro@ieee.org and nborges@ieee.org Instituto de Telecomunicações Universidade

More information

Investigation of the Thermal Noise of MOS Transistors under Analog and RF Operating Conditions

Investigation of the Thermal Noise of MOS Transistors under Analog and RF Operating Conditions Investigation of the Thermal Noise of MOS Transistors under Analog and RF Operating Conditions Ralf Brederlow 1, Georg Wenig 2, and Roland Thewes 1 1 Infineon Technologies, Corporate Research, 2 Technical

More information

Device Models (PN Diode, MOSFET )

Device Models (PN Diode, MOSFET ) Device Models (PN Diode, MOSFET ) Instructor: Steven P. Levitan steve@ece.pitt.edu TA: Gayatri Mehta, José Martínez Book: Digital Integrated Circuits: A Design Perspective; Jan Rabaey Lab Notes: Handed

More information

CMOS INVERTER. Last Lecture. Metrics for qualifying digital circuits. »Cost» Reliability» Speed (delay)»performance

CMOS INVERTER. Last Lecture. Metrics for qualifying digital circuits. »Cost» Reliability» Speed (delay)»performance CMOS INVERTER Last Lecture Metrics for qualifying digital circuits»cost» Reliability» Speed (delay)»performance 1 Today s lecture The CMOS inverter at a glance An MOS transistor model for manual analysis

More information

Lecture 3: CMOS Transistor Theory

Lecture 3: CMOS Transistor Theory Lecture 3: CMOS Transistor Theory Outline Introduction MOS Capacitor nmos I-V Characteristics pmos I-V Characteristics Gate and Diffusion Capacitance 2 Introduction So far, we have treated transistors

More information

Field effect = Induction of an electronic charge due to an electric field Example: Planar capacitor

Field effect = Induction of an electronic charge due to an electric field Example: Planar capacitor JFETs AND MESFETs Introduction Field effect = Induction of an electronic charge due to an electric field Example: Planar capacitor Why would an FET made of a planar capacitor with two metal plates, as

More information

EE105 - Fall 2006 Microelectronic Devices and Circuits

EE105 - Fall 2006 Microelectronic Devices and Circuits EE105 - Fall 2006 Microelectronic Devices and Circuits Prof. Jan M. Rabaey (jan@eecs) Lecture 7: MOS Transistor Some Administrative Issues Lab 2 this week Hw 2 due on We Hw 3 will be posted same day MIDTERM

More information

Electrical Degradation of InAlAs/InGaAs Metamorphic High-Electron Mobility Transistors

Electrical Degradation of InAlAs/InGaAs Metamorphic High-Electron Mobility Transistors Electrical Degradation of InAlAs/InGaAs Metamorphic High-Electron Mobility Transistors S. D. Mertens and J.A. del Alamo Massachusetts Institute of Technology Sponsor: Agilent Technologies Outline Introduction

More information

Towards a Volterra series representation from a Neural Network model

Towards a Volterra series representation from a Neural Network model Towards a Volterra series representation from a Neural Network model GEORGINA STEGMAYER, MARCO PIROLA Electronics Department Politecnico di Torino Cso. Duca degli Abruzzi 4 9 Torino ITALY GIANCARLO ORENGO

More information

Modeling of Devices for Power Amplifier Applications

Modeling of Devices for Power Amplifier Applications Modeling of Devices for Power Amplifier Applications David E. Root Masaya Iwamoto John Wood Contributions from Jonathan Scott Alex Cognata Agilent Worldwide Process and Technology Centers Santa Rosa, CA

More information

Switching circuits: basics and switching speed

Switching circuits: basics and switching speed ECE137B notes; copyright 2018 Switching circuits: basics and switching speed Mark Rodwell, University of California, Santa Barbara Amplifiers vs. switching circuits Some transistor circuit might have V

More information

EE105 - Fall 2005 Microelectronic Devices and Circuits

EE105 - Fall 2005 Microelectronic Devices and Circuits EE105 - Fall 005 Microelectronic Devices and Circuits ecture 7 MOS Transistor Announcements Homework 3, due today Homework 4 due next week ab this week Reading: Chapter 4 1 ecture Material ast lecture

More information

Lecture 10 MOSFET (III) MOSFET Equivalent Circuit Models

Lecture 10 MOSFET (III) MOSFET Equivalent Circuit Models Lecture 1 MOSFET (III) MOSFET Equivalent Circuit Models Outline Lowfrequency smallsignal equivalent circuit model Highfrequency smallsignal equivalent circuit model Reading Assignment: Howe and Sodini;

More information

EKV MOS Transistor Modelling & RF Application

EKV MOS Transistor Modelling & RF Application HP-RF MOS Modelling Workshop, Munich, February 15-16, 1999 EKV MOS Transistor Modelling & RF Application Matthias Bucher, Wladek Grabinski Electronics Laboratory (LEG) Swiss Federal Institute of Technology,

More information

ECE 546 Lecture 10 MOS Transistors

ECE 546 Lecture 10 MOS Transistors ECE 546 Lecture 10 MOS Transistors Spring 2018 Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jesa@illinois.edu NMOS Transistor NMOS Transistor N-Channel MOSFET Built on p-type

More information

Today s lecture. EE141- Spring 2003 Lecture 4. Design Rules CMOS Inverter MOS Transistor Model

Today s lecture. EE141- Spring 2003 Lecture 4. Design Rules CMOS Inverter MOS Transistor Model - Spring 003 Lecture 4 Design Rules CMOS Inverter MOS Transistor Model Today s lecture Design Rules The CMOS inverter at a glance An MOS transistor model for manual analysis Important! Labs start next

More information

ANALYSIS AND MODELING OF 1/f NOISE IN IGZO TFTS

ANALYSIS AND MODELING OF 1/f NOISE IN IGZO TFTS ANALYSIS AND MODELING OF 1/f NOISE IN IGZO TFTS Gerard Uriarte, Wondwosen E. Muhea, Benjamin Iñiguez Dep. of Electronic Engineering, University Rovira i Virgili, Tarragona (Spain) Thomas Gneiting AdMOS

More information

Simple and accurate modeling of the 3D structural variations in FinFETs

Simple and accurate modeling of the 3D structural variations in FinFETs Simple and accurate modeling of the 3D structural variations in FinFETs Donghu Kim Electrical Engineering Program Graduate school of UNIST 2013 Simple and accurate modeling of the 3D structural variations

More information

Impedance Measurements for Successful Device Modeling

Impedance Measurements for Successful Device Modeling Impedance Measurements for Successful Device Modeling - A Lab Book Emphasizing Practice - (C) Franz Sischka, Nov. 2018 www.sisconsult.de -1- Outline The Impedance Plane Z = R + j*x and Typical Impedance

More information

Lecture 10 MOSFET (III) MOSFET Equivalent Circuit Models

Lecture 10 MOSFET (III) MOSFET Equivalent Circuit Models Lecture 10 MOSFET (III) MOSFET Equivalent Circuit Models Outline Lowfrequency smallsignal equivalent circuit model Highfrequency smallsignal equivalent circuit model Reading Assignment: Howe and Sodini;

More information

Spring Semester 2012 Final Exam

Spring Semester 2012 Final Exam Spring Semester 2012 Final Exam Note: Show your work, underline results, and always show units. Official exam time: 2.0 hours; an extension of at least 1.0 hour will be granted to anyone. Materials parameters

More information

MOSFET: Introduction

MOSFET: Introduction E&CE 437 Integrated VLSI Systems MOS Transistor 1 of 30 MOSFET: Introduction Metal oxide semiconductor field effect transistor (MOSFET) or MOS is widely used for implementing digital designs Its major

More information

An implementation of the usf/ calvo model in verilog-a to enforce charge conservation in applicable fet models

An implementation of the usf/ calvo model in verilog-a to enforce charge conservation in applicable fet models University of South Florida Scholar Commons Graduate Theses and Dissertations Graduate School 2005 An implementation of the usf/ calvo model in verilog-a to enforce charge conservation in applicable fet

More information

EE5311- Digital IC Design

EE5311- Digital IC Design EE5311- Digital IC Design Module 1 - The Transistor Janakiraman V Assistant Professor Department of Electrical Engineering Indian Institute of Technology Madras Chennai October 28, 2017 Janakiraman, IITM

More information

Lecture 15: MOS Transistor models: Body effects, SPICE models. Context. In the last lecture, we discussed the modes of operation of a MOS FET:

Lecture 15: MOS Transistor models: Body effects, SPICE models. Context. In the last lecture, we discussed the modes of operation of a MOS FET: Lecture 15: MOS Transistor models: Body effects, SPICE models Context In the last lecture, we discussed the modes of operation of a MOS FET: oltage controlled resistor model I- curve (Square-Law Model)

More information

ECE 523/421 - Analog Electronics University of New Mexico Solutions Homework 3

ECE 523/421 - Analog Electronics University of New Mexico Solutions Homework 3 ECE 523/42 - Analog Electronics University of New Mexico Solutions Homework 3 Problem 7.90 Show that when ro is taken into account, the voltage gain of the source follower becomes G v v o v sig R L r o

More information

EE105 Fall 2014 Microelectronic Devices and Circuits. NMOS Transistor Capacitances: Saturation Region

EE105 Fall 2014 Microelectronic Devices and Circuits. NMOS Transistor Capacitances: Saturation Region EE105 Fall 014 Microelectronic Devices and Circuits Prof. Ming C. Wu wu@eecs.berkeley.edu 511 Sutardja Dai Hall (SDH) 1 NMOS Transistor Capacitances: Saturation Region Drain no longer connected to channel

More information

Figure 1: MOSFET symbols.

Figure 1: MOSFET symbols. c Copyright 2008. W. Marshall Leach, Jr., Professor, Georgia Institute of Technology, School of Electrical and Computer Engineering. The MOSFET Device Symbols Whereas the JFET has a diode junction between

More information

Chapter 4 Field-Effect Transistors

Chapter 4 Field-Effect Transistors Chapter 4 Field-Effect Transistors Microelectronic Circuit Design Richard C. Jaeger Travis N. Blalock 5/5/11 Chap 4-1 Chapter Goals Describe operation of MOSFETs. Define FET characteristics in operation

More information

GaN based transistors

GaN based transistors GaN based transistors S FP FP dielectric G SiO 2 Al x Ga 1-x N barrier i-gan Buffer i-sic D Transistors "The Transistor was probably the most important invention of the 20th Century The American Institute

More information

At point G V = = = = = = RB B B. IN RB f

At point G V = = = = = = RB B B. IN RB f Common Emitter At point G CE RC 0. 4 12 0. 4 116. I C RC 116. R 1k C 116. ma I IC 116. ma β 100 F 116µ A I R ( 116µ A)( 20kΩ) 2. 3 R + 2. 3 + 0. 7 30. IN R f Gain in Constant Current Region I I I C F

More information

The HV-EKV MOSFET Model

The HV-EKV MOSFET Model The HV-EKV MOSFET Model Ecole Polytechnique Fédérale de Lausanne (EPFL), Switzerland EPFL Team Yogesh Singh Chauhan, Costin Anghel, Francois Krummenacher, Adrian Mihai Ionescu and Michel Declercq CMC Meeting,

More information

Lecture 11: MOS Transistor

Lecture 11: MOS Transistor Lecture 11: MOS Transistor Prof. Niknejad Lecture Outline Review: MOS Capacitors Regions MOS Capacitors (3.8 3.9) CV Curve Threshold Voltage MOS Transistors (4.1 4.3): Overview Cross-section and layout

More information

The Devices. Jan M. Rabaey

The Devices. Jan M. Rabaey The Devices Jan M. Rabaey Goal of this chapter Present intuitive understanding of device operation Introduction of basic device equations Introduction of models for manual analysis Introduction of models

More information

Electrostatic Single-walled Carbon Nanotube (CNT) Field Effect Transistor Device Modeling

Electrostatic Single-walled Carbon Nanotube (CNT) Field Effect Transistor Device Modeling Electrostatic Single-walled Carbon Nanotube (CNT) Field Effect Transistor Device Modeling Henok Abebe The Service USC Viterbi School of Engineering Information Sciences Institute Collaborator Ellis Cumberbatch

More information

CMOS Analog Circuits

CMOS Analog Circuits CMOS Analog Circuits L6: Common Source Amplifier-1 (.8.13) B. Mazhari Dept. of EE, IIT Kanpur 19 Problem statement : Design an amplifier which has the following characteristics: + CC O in R L - CC A 100

More information

The Devices. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002

The Devices. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002 igital Integrated Circuits A esign Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic The evices July 30, 2002 Goal of this chapter Present intuitive understanding of device operation Introduction

More information

MOSFET Model with Simple Extraction Procedures, Suitable for Sensitive Analog Simulations

MOSFET Model with Simple Extraction Procedures, Suitable for Sensitive Analog Simulations ROMANIAN JOURNAL OF INFORMATION SCIENCE AND TECHNOLOGY Volume 10, Number 2, 2007, 189 197 MOSFET Model with Simple Extraction Procedures, Suitable for Sensitive Analog Simulations S. EFTIMIE 1, ALEX. RUSU

More information

Graphene and new 2D materials: Opportunities for High Frequencies applications

Graphene and new 2D materials: Opportunities for High Frequencies applications Graphene and new 2D materials: Opportunities for High Frequencies applications April 21th, 2015 H. Happy, E. Pallecchi, B. Plaçais, D. Jiménez, R. Sordan, D. Neumaier Graphene Flagship WP4 HF electronic

More information

Lecture 12: MOSFET Devices

Lecture 12: MOSFET Devices Lecture 12: MOSFET Devices Gu-Yeon Wei Division of Engineering and Applied Sciences Harvard University guyeon@eecs.harvard.edu Wei 1 Overview Reading S&S: Chapter 5.1~5.4 Supplemental Reading Background

More information

BSIM-CMG Model. Berkeley Common-Gate Multi-Gate MOSFET Model

BSIM-CMG Model. Berkeley Common-Gate Multi-Gate MOSFET Model BSIM-CMG Model Why BSIM-CMG Model When we reach the end of the technology roadmap for the classical CMOS, multigate (MG) CMOS structures will likely take up the baton. Numerous efforts are underway to

More information

Normally-Off GaN Field Effect Power Transistors: Device Design and Process Technology Development

Normally-Off GaN Field Effect Power Transistors: Device Design and Process Technology Development Center for High Performance Power Electronics Normally-Off GaN Field Effect Power Transistors: Device Design and Process Technology Development Dr. Wu Lu (614-292-3462, lu.173@osu.edu) Dr. Siddharth Rajan

More information

Two-Port Noise Analysis

Two-Port Noise Analysis Berkeley Two-Port Noise Analysis Prof. Ali M. Niknejad U.C. Berkeley Copyright c 2015 by Ali M. Niknejad 1/26 Equivalent Noise Generators v 2 n Noisy Two-Port i 2 n Noiseless Two-Port Any noisy two port

More information

A new approach to determinate parasitic elements of GaN HEMT by COLD FET S-Parameter

A new approach to determinate parasitic elements of GaN HEMT by COLD FET S-Parameter A ne approach to determinate paraitic element of GaN HEMT by COLD FET -Parameter Min Han 1*, Yongheng Dai 1, 2, Jianjun Zhou 2, Chao Liu 3, Xu Li 1 1 chool of Electronic and Optical Engineer,Nanjing Univerity

More information

Nanoscale CMOS Design Issues

Nanoscale CMOS Design Issues Nanoscale CMOS Design Issues Jaydeep P. Kulkarni Assistant Professor, ECE Department The University of Texas at Austin jaydeep@austin.utexas.edu Fall, 2017, VLSI-1 Class Transistor I-V Review Agenda Non-ideal

More information

4.4 The MOSFET as an Amp and Switch

4.4 The MOSFET as an Amp and Switch 10/31/004 section 4_4 The MSFET as an Amp and Switch blank 1/1 44 The MSFET as an Amp and Switch Reading Assignment: pp 70-80 Now we know how an enhancement MSFET works! Q: A: 1 H: The MSFET as an Amp

More information

Metal-oxide-semiconductor field effect transistors (2 lectures)

Metal-oxide-semiconductor field effect transistors (2 lectures) Metal-ide-semiconductor field effect transistors ( lectures) MOS physics (brief in book) Current-voltage characteristics - pinch-off / channel length modulation - weak inversion - velocity saturation -

More information

CHAPTER 5 EFFECT OF GATE ELECTRODE WORK FUNCTION VARIATION ON DC AND AC PARAMETERS IN CONVENTIONAL AND JUNCTIONLESS FINFETS

CHAPTER 5 EFFECT OF GATE ELECTRODE WORK FUNCTION VARIATION ON DC AND AC PARAMETERS IN CONVENTIONAL AND JUNCTIONLESS FINFETS 98 CHAPTER 5 EFFECT OF GATE ELECTRODE WORK FUNCTION VARIATION ON DC AND AC PARAMETERS IN CONVENTIONAL AND JUNCTIONLESS FINFETS In this chapter, the effect of gate electrode work function variation on DC

More information

MOS Transistor I-V Characteristics and Parasitics

MOS Transistor I-V Characteristics and Parasitics ECEN454 Digital Integrated Circuit Design MOS Transistor I-V Characteristics and Parasitics ECEN 454 Facts about Transistors So far, we have treated transistors as ideal switches An ON transistor passes

More information

MOSFET. Id-Vd curve. I DS Transfer curve V G. Lec. 8. Vd=1V. Saturation region. V Th

MOSFET. Id-Vd curve. I DS Transfer curve V G. Lec. 8. Vd=1V. Saturation region. V Th MOSFET Id-Vd curve Saturation region I DS Transfer curve Vd=1V V Th V G 1 0 < V GS < V T V GS > V T V Gs >V T & Small V D > 0 I DS WQ inv WC v WC i V V VDS V V G i T G n T L n I D g V D (g conductance

More information

Fundamentals of the Metal Oxide Semiconductor Field-Effect Transistor

Fundamentals of the Metal Oxide Semiconductor Field-Effect Transistor Triode Working FET Fundamentals of the Metal Oxide Semiconductor Field-Effect Transistor The characteristics of energy bands as a function of applied voltage. Surface inversion. The expression for the

More information

Common Drain Stage (Source Follower) Claudio Talarico, Gonzaga University

Common Drain Stage (Source Follower) Claudio Talarico, Gonzaga University Common Drain Stage (Source Follower) Claudio Talarico, Gonzaga University Common Drain Stage v gs v i - v o V DD v bs - v o R S Vv IN i v i G C gd C+C gd gb B&D v s vv OUT o + V S I B R L C L v gs - C

More information

Lecture 23 Frequency Response of Amplifiers (I) Common Source Amplifier. December 1, 2005

Lecture 23 Frequency Response of Amplifiers (I) Common Source Amplifier. December 1, 2005 6.02 Microelectronic Devices and Circuits Fall 2005 Lecture 23 Lecture 23 Frequency Response of Amplifiers (I) Common Source Amplifier December, 2005 Contents:. Introduction 2. Intrinsic frequency response

More information

Lecture 04 Review of MOSFET

Lecture 04 Review of MOSFET ECE 541/ME 541 Microelectronic Fabrication Techniques Lecture 04 Review of MOSFET Zheng Yang (ERF 3017, email: yangzhen@uic.edu) What is a Transistor? A Switch! An MOS Transistor V GS V T V GS S Ron D

More information

Towards a Scalable EKV Compact Model Including Ballistic and Quasi-Ballistic Transport

Towards a Scalable EKV Compact Model Including Ballistic and Quasi-Ballistic Transport 2011 Workshop on Compact Modeling Towards a Scalable EKV Compact Model Including Ballistic and Quasi-Ballistic Transport Christian Enz 1,2, A. Mangla 2 and J.-M. Sallese 2 1) Swiss Center for Electronics

More information

R. Ludwig and G. Bogdanov RF Circuit Design: Theory and Applications 2 nd edition. Figures for Chapter 6

R. Ludwig and G. Bogdanov RF Circuit Design: Theory and Applications 2 nd edition. Figures for Chapter 6 R. Ludwig and G. Bogdanov RF Circuit Design: Theory and Applications 2 nd edition Figures for Chapter 6 Free electron Conduction band Hole W g W C Forbidden Band or Bandgap W V Electron energy Hole Valence

More information

PAD MODELING BY USING ARTIFICIAL NEURAL NETWORK

PAD MODELING BY USING ARTIFICIAL NEURAL NETWORK Progress In Electromagnetics Research, PIER 74, 167 180, 2007 PAD MODELING BY USING ARTIFICIAL NEURAL NETWORK X. P. Li School of Telecommunication Engineering Beijing University of Posts and Telecommunications

More information

Advanced Compact Models for MOSFETs

Advanced Compact Models for MOSFETs Advanced Compact Models for MOSFETs Christian Enz, Carlos Galup-Montoro, Gennady Gildenblat, Chenming Hu, Ronald van Langevelde, Mitiko Miura-Mattausch, Rafael Rios, Chih-Tang (Tom) Sah Josef Watts (editor)

More information

2007 Fall: Electronic Circuits 2 CHAPTER 10. Deog-Kyoon Jeong School of Electrical Engineering

2007 Fall: Electronic Circuits 2 CHAPTER 10. Deog-Kyoon Jeong School of Electrical Engineering 007 Fall: Electronic Circuits CHAPTER 10 Digital CMOS Logic Circuits Deog-Kyoon Jeong dkjeong@snu.ac.kr k School of Electrical Engineering Seoul lnational luniversity it Introduction In this chapter, we

More information

ELEC 3908, Physical Electronics, Lecture 26. MOSFET Small Signal Modelling

ELEC 3908, Physical Electronics, Lecture 26. MOSFET Small Signal Modelling ELEC 3908, Physical Electronics, Lecture 26 MOSFET Small Signal Modelling Lecture Outline MOSFET small signal behavior will be considered in the same way as for the diode and BJT Capacitances will be considered

More information

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

ESE 570: Digital Integrated Circuits and VLSI Fundamentals ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 5: January 25, 2018 MOS Operating Regions, pt. 1 Lecture Outline! 3 Regions of operation for MOSFET " Subthreshold " Linear " Saturation!

More information

ECE 415/515 ANALOG INTEGRATED CIRCUIT DESIGN

ECE 415/515 ANALOG INTEGRATED CIRCUIT DESIGN ECE 415/515 ANALOG INTEGRATED CIRCUIT DESIGN CMOS PROCESS CHARACTERIZATION VISHAL SAXENA VSAXENA@UIDAHO.EDU Vishal Saxena DESIGN PARAMETERS Analog circuit designers care about: Open-loop Gain: g m r o

More information

Analysis of MOS Cross-Coupled LC-Tank Oscillators using Short-Channel Device Equations

Analysis of MOS Cross-Coupled LC-Tank Oscillators using Short-Channel Device Equations Analysis of MOS Cross-Coupled C-Tank Oscillators using Short-Channel Device Equations Makram M. Mansour Mohammad M. Mansour Amit Mehrotra Berkeley Design Automation American University of Beirut University

More information

Lecture 4: CMOS Transistor Theory

Lecture 4: CMOS Transistor Theory Introduction to CMOS VLSI Design Lecture 4: CMOS Transistor Theory David Harris, Harvey Mudd College Kartik Mohanram and Steven Levitan University of Pittsburgh Outline q Introduction q MOS Capacitor q

More information

An Integrated Overview of CAD/CAE Tools and Their Use on Nonlinear Network Design

An Integrated Overview of CAD/CAE Tools and Their Use on Nonlinear Network Design An Integrated Overview of CAD/CAE Tools and Their Use on Nonlinear Networ Design José Carlos Pedro and Nuno Borges Carvalho Telecommunications Institute University of Aveiro International Microwave Symposium

More information

EKV based L-DMOS Model update including internal temperatures

EKV based L-DMOS Model update including internal temperatures ROBUSPIC (IST-507653) Deliverable D1.2 EKV based L-DMOS Model update including internal temperatures Yogesh Singh Chauhan, Costin Anghel, Francois Krummenacher, Adrian Ionescu and Michel Declercq Ecole

More information

RFIC2017 MO2B-2. A Simplified CMOS FET Model using Surface Potential Equations For Inter-modulation Simulations of Passive-Mixer-Like Circuits

RFIC2017 MO2B-2. A Simplified CMOS FET Model using Surface Potential Equations For Inter-modulation Simulations of Passive-Mixer-Like Circuits A Simplified CMOS FET Model using Surface Potential Equations For Inter-modulation Simulations of Passive-Mixer-Like Circuits M. Baraani Dastjerdi and H. Krishnaswamy CoSMIC Lab, Columbia University, New

More information

Practice 3: Semiconductors

Practice 3: Semiconductors Practice 3: Semiconductors Digital Electronic Circuits Semester A 2012 VLSI Fabrication Process VLSI Very Large Scale Integration The ability to fabricate many devices on a single substrate within a given

More information

MOS Transistor Theory

MOS Transistor Theory CHAPTER 3 MOS Transistor Theory Outline 2 1. Introduction 2. Ideal I-V Characteristics 3. Nonideal I-V Effects 4. C-V Characteristics 5. DC Transfer Characteristics 6. Switch-level RC Delay Models MOS

More information

Problem 9.20 Threshold bias for an n-channel MOSFET: In the text we used a criterion that the inversion of the MOSFET channel occurs when V s = ;2 F w

Problem 9.20 Threshold bias for an n-channel MOSFET: In the text we used a criterion that the inversion of the MOSFET channel occurs when V s = ;2 F w Prof. Jasprit Singh Fall 2001 EECS 320 Homework 11 The nals for this course are set for Friday December 14, 6:30 8:30 pm and Friday Dec. 21, 10:30 am 12:30 pm. Please choose one of these times and inform

More information

Lecture 12: MOS Capacitors, transistors. Context

Lecture 12: MOS Capacitors, transistors. Context Lecture 12: MOS Capacitors, transistors Context In the last lecture, we discussed PN diodes, and the depletion layer into semiconductor surfaces. Small signal models In this lecture, we will apply those

More information

Chapter 3. FET Amplifiers. Spring th Semester Mechatronics SZABIST, Karachi. Course Support

Chapter 3. FET Amplifiers. Spring th Semester Mechatronics SZABIST, Karachi. Course Support Chapter 3 Spring 2012 4 th Semester Mechatronics SZABIST, Karachi 2 Course Support humera.rafique@szabist.edu.pk Office: 100 Campus (404) Official: ZABdesk https://sites.google.com/site/zabistmechatronics/home/spring-2012/ecd

More information

Fig. 8.1 : Schematic for single electron tunneling arrangement. For large system this charge is usually washed out by the thermal noise

Fig. 8.1 : Schematic for single electron tunneling arrangement. For large system this charge is usually washed out by the thermal noise Part 2 : Nanostuctures Lecture 1 : Coulomb blockade and single electron tunneling Module 8 : Coulomb blockade and single electron tunneling Coulomb blockade and single electron tunneling A typical semiconductor

More information

Intrinsic Small-Signal Equivalent Circuit of GaAs MESFET s

Intrinsic Small-Signal Equivalent Circuit of GaAs MESFET s Intrinsic Small-Signal Equivalent Circuit o GaAs MESFET s M KAMECHE *, M FEHAM M MELIANI, N BENAHMED, S DALI * National Centre o Space Techniques, Algeria Telecom Laboratory, University o Tlemcen, Algeria

More information

6.012 Electronic Devices and Circuits Spring 2005

6.012 Electronic Devices and Circuits Spring 2005 6.012 Electronic Devices and Circuits Spring 2005 May 16, 2005 Final Exam (200 points) -OPEN BOOK- Problem NAME RECITATION TIME 1 2 3 4 5 Total General guidelines (please read carefully before starting):

More information

ECE-305: Fall 2017 MOS Capacitors and Transistors

ECE-305: Fall 2017 MOS Capacitors and Transistors ECE-305: Fall 2017 MOS Capacitors and Transistors Pierret, Semiconductor Device Fundamentals (SDF) Chapters 15+16 (pp. 525-530, 563-599) Professor Peter Bermel Electrical and Computer Engineering Purdue

More information

The Devices: MOS Transistors

The Devices: MOS Transistors The Devices: MOS Transistors References: Semiconductor Device Fundamentals, R. F. Pierret, Addison-Wesley Digital Integrated Circuits: A Design Perspective, J. Rabaey et.al. Prentice Hall NMOS Transistor

More information

ECE 546 Lecture 11 MOS Amplifiers

ECE 546 Lecture 11 MOS Amplifiers ECE 546 Lecture MOS Amplifiers Spring 208 Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jesa@illinois.edu ECE 546 Jose Schutt Aine Amplifiers Definitions Used to increase

More information

ECE 145A/218A Power Amplifier Design Lectures. Power Amplifier Design 1

ECE 145A/218A Power Amplifier Design Lectures. Power Amplifier Design 1 Power Amplifiers; Part 1 Class A Device Limitations Large signal output match Define efficiency, power-added efficiency Class A operating conditions Thermal resistance We have studied the design of small-signal

More information

Lecture 23 - Frequency Resp onse of Amplifiers (I) Common-Source Amplifier. May 6, 2003

Lecture 23 - Frequency Resp onse of Amplifiers (I) Common-Source Amplifier. May 6, 2003 6.0 Microelectronic Devices and Circuits Spring 003 Lecture 3 Lecture 3 Frequency Resp onse of Amplifiers (I) CommonSource Amplifier May 6, 003 Contents:. Intro duction. Intrinsic frequency resp onse of

More information

Supporting Online Material for

Supporting Online Material for www.sciencemag.org/cgi/content/full/327/5966/662/dc Supporting Online Material for 00-GHz Transistors from Wafer-Scale Epitaxial Graphene Y.-M. Lin,* C. Dimitrakopoulos, K. A. Jenkins, D. B. Farmer, H.-Y.

More information

Lecture 37: Frequency response. Context

Lecture 37: Frequency response. Context EECS 05 Spring 004, Lecture 37 Lecture 37: Frequency response Prof J. S. Smith EECS 05 Spring 004, Lecture 37 Context We will figure out more of the design parameters for the amplifier we looked at in

More information

Fig The electron mobility for a-si and poly-si TFT.

Fig The electron mobility for a-si and poly-si TFT. Fig. 1-1-1 The electron mobility for a-si and poly-si TFT. Fig. 1-1-2 The aperture ratio for a-si and poly-si TFT. 33 Fig. 1-2-1 All kinds defect well. (a) is the Dirac well. (b) is the repulsive Columbic

More information

Electronics Fets and Mosfets Prof D C Dube Department of Physics Indian Institute of Technology, Delhi

Electronics Fets and Mosfets Prof D C Dube Department of Physics Indian Institute of Technology, Delhi Electronics Fets and Mosfets Prof D C Dube Department of Physics Indian Institute of Technology, Delhi Module No. #05 Lecture No. #02 FETS and MOSFETS (contd.) In the previous lecture, we studied the working

More information