Supporting Online Material for

Save this PDF as:
 WORD  PNG  TXT  JPG

Size: px
Start display at page:

Download "Supporting Online Material for"

Transcription

1 Supporting Online Material for 00-GHz Transistors from Wafer-Scale Epitaxial Graphene Y.-M. Lin,* C. Dimitrakopoulos, K. A. Jenkins, D. B. Farmer, H.-Y. Chiu, A. Grill, Ph. Avouris* *To whom correspondence should be addressed. (Y.-M.L.), (P.A.) This PDF file includes: Materials and Methods SOM Text Figs. S to S6 References Published 5 February 200, Science 327, 662 (200) DOI: 0.26/science.84289

2 Supporting online material for 00 GHz Transistors from Wafer Scale Epitaxial Graphene Y.-M. Lin*, C. Dimitrakopoulos, K. A. Jenkins, D. B. Farmer, H.-Y. Chiu, A. Grill, and Ph. Avouris* *To whom correspondence should be addressed. (P.A.) [Materials and methods] Epitaxial graphene was grown on Si-terminated, high purity semi-insulating (HPSI) 4H(000) SiC wafers in a UHV chamber. The SiC wafer was first cleaned from oxide contamination by annealing at 80 o C under disilane flow (20% disilane in He). Ar flow was then introduced and adjusted to reach a pressure of torr prior to the graphene growth. The SiC wafer was annealed at 450 o C for two minutes to form one to two layers of graphene and cooled down under the Ar flow. The number of active graphene layers was determined by Raman spectroscopy and cross-section TEM to be between one to two layers. Complete growth conditions and characterization can be found in Ref. (S). Both Hall bar devices and RF transistors (Fig. S) were fabricated on the same graphene wafer. The source and drain electrodes were formed by e-beam lithography and lift-off and consisted of Ti/Pd/Au metals (nm/20nm/40nm thick). To define the graphene channel and to isolate individual devices, regions of graphene were etched in an oxygen plasma using poly(methyl methacrylate) (PMMA) as the etch mask. The top-gate dielectrics were deposited using procedures described in detail in Ref. (5). Briefly, a layer of polyhydroxystyrene was spin-coated on the wafer to form a uniform buffer layer with a target thickness of 0 nm. The methyl and hydroxyl groups contained in the polymer provide ideal sites for the subsequent oxide deposition by atomic layer deposition (ALD). This composite dielectric stack possesses a capacitance of about 95 nf/cm 2 (5). Finally, the top-gate electrodes consisting of Ti/Pd/Au metals

3 (nm/20nm/40nm thick) were formed by e-beam lithography and lift-off. The transport measurements were performed at room temperature in ambient environments. [Supplementary Text] The Hall-effect mobility and the field-effect mobility in a top-gated Hall bar device were measured and compared as a function of gate voltage. The Hall-effect mobility was derived by the equation μ H = σ/(e n H ), where σ is the sheet conductivity and n H is the sheet carrier density determined by Hall measurements. The field-effect mobility was obtained by μ FET = dσ dn e dvg dv H G. The carrier mobility values derived from two definitions were in good agreement within 0% (Fig. S2A). Fig. S2B shows the distribution of the carrier mobility measured from ten Hall bar structures across the wafer, with the carrier mobility ranging between 800 and 500 cm 2 /Vs. This mobility distribution across the wafer may lead to performance variations among graphene RF transistors of the same dimension. Graphene RF transistors with two different gate lengths, 550 nm and 240 nm, were fabricated, both having a total channel width of 30 μm including the dual channels. Their dc characteristics were measured using an Agilent semiconductor analyzer 456C. Fig. S3 shows the output and transfer characteristics of a 550-nm-gate graphene transistor. Similar to 240-nm-gate devices (Fig. C in the main text), no clear current saturation was observed up to V D = 2V. For both gate lengths, the graphene FETs exhibited n-type transistor characteristics and reached drive currents of more than ma/μm at V D = 2V. To assess RF characteristics of the graphene FET, on-chip microwave measurements were carried out up to 30 GHz using a HP850 vector network analyzer with groundsignal-ground (GSG) coplanar probes. A standard open, short and load calibration was employed to calibrate the network analyzer, and short and open structures were used to de-embed the signals of the parasitic capacitance and the series resistance associated with the pads and connections. This de-embedding procedure is a well-established standard method and was performed using an "open" test structure without graphene and a "short"

4 test device where the gate, source, and drain electrodes are all connected by metals. The layouts of these open and short structures are strictly identical to that of the active device except in the graphene channel. Fig. S4 shows the measured current gain h 2, after the de-embedding, as a function of frequency f for three 240-nm-gate and nine 550-nm-gate graphene FETs. The current gain h 2 is obtained from measured S parameters and is given by S 2 h 2 =. The current gain h 2 for all devices exhibits the /f (- S) (+ S22) + S2 S2 dependence, where a well-defined cut-off frequency f T can be determined. This /f frequency dependence for current gain h 2 is a well-known feature for Si MOSFETs, and is particularly significant here because it verifies the ac measurement and de-embedding procedures used for extracting the intrinsic high-frequency properties, and further suggests a conventional FET-like behavior for graphene transistors. Based on this observed /f dependence for h 2, the cut-off frequency can also be derived by the product f T = f h 2 at any measurement frequency. On this graphene wafer, the measured cut-off frequency ranged between 20 and 53 GHz for 550-nm-gate graphene FETs, and the f T increased to GHz for 240-nm-gate devices (Fig. S4). The cutoff frequency of a transistor, in principle, can also be estimated from the dc transconductance g m by the relation f T = g m /(2π C G ), where C G is the gate capacitance. For example, for the 240-nm-gate transistor shown in Fig. C, the peak g m is about 4.2 ms at V D = V. For this device, the gate capacitance is estimated from the gate dimensions (240 nm by 30 μm) to be F. This corresponds to a cut-off frequency of 47 GHz at V D = V. Since the transconductance in roughly proportional to the drain bias in these graphene FETs due to the quasi-linear output characteristics, the cut-off frequency at V D = 2V is estimated to be 94 GHz. This estimated performance is in close agreement with the measured f T for this device (Fig. S5). Since there is no clear current saturation behavior in these graphene RF transistors within the drain bias explored, the transconductance of the transistor is proportional to the

5 carrier mobility in the channel material (S2). Thus, the variation of the channel mobility may lead to the f T variations for graphene FETs of the same gate dimension. In addition to the current gain, the graphene FETs also possess power gain (Fig. S6) over a wide frequency range. The maximum frequency f MAX, which corresponds to the highest frequency with non-vanishing power gain, was measured to be 0 GHz and 4 GHz for graphene FETs with f T = 53 GHz and 00 GHz, respectively. Different from f T, f MAX is highly dependent on the device layout and interconnects, including the metal thickness that affects the gate and source/drain resistance (S3). Therefore, f MAX could be further enhanced by decreasing the gate resistance with a thicker metal stack or with a multifinger gate layout. Figures A graphene B source drain metal Top gate source gate graphene Figure S: SEM image of (A) a top-gated Hall bar device and (B) a top-gated field-effect transistor fabricated on the epitaxial graphene wafer. The scale bar in (B) is 2 μm.

6 A Mobility [cm 2 /Vs] Hall mobility FET mobility Vg [V] B 6 Count [#] Mobility [cm 2 /Vs] Figure S2: (A) Measured Hall-effect mobility and field-effect mobility as a function of gate voltage of the same graphene device. (B) The distribution of graphene carrier mobility measured from ten top-gated Hall bar structures on the 2 graphene wafer.

7 A Current [ma/μm] Vg = -3 V to 3V Step V Vd [V] B Drain Current [ma/μm] Vd = V Vg [V] Figure S3: (A) Output characteristics and (B) transfer characteristics of a graphene RF transistor with a gate length of 550 nm.

8 A Current Gain h /f L G = 550 nm 53 GHz Frequency [GHz] 00 B Current Gain h /f Device Device 2 Device 3 L G = 240 nm 00 GHz 0 Frequency [GHz] 00 FIG. S4: Measured current gain h 2 as a function of frequency for (A) nine 550-nm-gatelength graphene FETs and (B) three 240-nm-gate-length graphene FETs. The cut-off frequency ranges between 20 and 53 GHz for 550-nm-gate graphene FETs, and the f T increases to GHz for 240-nm-gate devices. The drain biases were 2 V for all devices except for the device in (B), which was measured at V D = 2.5 V.

9 h V D = 2.5 V V D = 2 V V D = V 00 GHz 0 Frequency [GHz] 00 Figure S5: Measured current gain h 2 as a function of frequency of a 240-nm-gate-length graphene FET at drain biases of, 2, and 2.5 V. The measured cut-off frequency is 55 GHz at V D = V and increases to 00 GHz at 2.5 V.

10 A 00 L G = 550 nm h 2 /2 G MAG Gain 0 f MAX = 4GHz 0 Frequency [GHz] B 00 L G = 240 nm h 2 /2 G MAG Gain 0 f MAX = 0GHz 0 00 Frequency [GHz] Figure S6: Measured power gain (G MAX ) /2 and current gain h 2 as a function of frequency for (A) 550-nm-gate-length and (B) 240-nm-gate-length graphene FETs. G MAX is the maximum available gain derived from S-parameter measurements, and the f MAX is the frequency at which G MAX becomes unity. The measured f MAX are 4 GHz and 0 GHz for graphene FETs possessing f T of 53 GHz (550-nm-gate) and 00 GHz (240- nm-gate), respectively.

11 Reference S. C. Dimitrakopoulos, Y. M. Lin, A. Grill, M. Freitag, Y. Sun, Z. Chen, K. A. Jenkins, D. B. Farmer, Y. Zhu, J. Ott, R. Wisnieff, Ph. Avouris, submitted. S2. Y.-M. Lin, K. A. Jenkins, A. Valdes-Garcia, J. P. Small, D. B. Farmer and Ph. Avouris, Nano Letters 9, 422 (2009) S3. Ali M. Niknejad, Electromagnetics for high-speed analog and digital communication circuits, Chapter 8, published by Cambridge University Press (2007)

SUPPLEMENTARY INFORMATION

SUPPLEMENTARY INFORMATION doi:.38/nature09979 I. Graphene material growth and transistor fabrication Top-gated graphene RF transistors were fabricated based on chemical vapor deposition (CVD) grown graphene on copper (Cu). Cu foil

More information

A. Optimizing the growth conditions of large-scale graphene films

A. Optimizing the growth conditions of large-scale graphene films 1 A. Optimizing the growth conditions of large-scale graphene films Figure S1. Optical microscope images of graphene films transferred on 300 nm SiO 2 /Si substrates. a, Images of the graphene films grown

More information

Supporting Information for: Sustained sub-60 mv/decade switching via the negative capacitance effect in MoS 2 transistors

Supporting Information for: Sustained sub-60 mv/decade switching via the negative capacitance effect in MoS 2 transistors Supporting Information for: Sustained sub-60 mv/decade switching via the negative capacitance effect in MoS 2 transistors Felicia A. McGuire 1, Yuh-Chen Lin 1, Katherine Price 1, G. Bruce Rayner 2, Sourabh

More information

Supporting Information

Supporting Information Electronic Supplementary Material (ESI) for ChemComm. This journal is The Royal Society of Chemistry 2014 Supporting Information Controllable Atmospheric Pressure Growth of Mono-layer, Bi-layer and Tri-layer

More information

Supplementary Figure 1 shows overall fabrication process and detailed illustrations are given

Supplementary Figure 1 shows overall fabrication process and detailed illustrations are given Supplementary Figure 1. Pressure sensor fabrication schematics. Supplementary Figure 1 shows overall fabrication process and detailed illustrations are given in Methods section. (a) Firstly, the sacrificial

More information

Wafer-scale epitaxial graphene growth on the Si-face of hexagonal SiC 0001 for high frequency transistors

Wafer-scale epitaxial graphene growth on the Si-face of hexagonal SiC 0001 for high frequency transistors Wafer-scale epitaxial graphene growth on the Si-face of hexagonal SiC 0001 for high frequency transistors Christos Dimitrakopoulos, a Yu-Ming Lin, Alfred Grill, Damon B. Farmer, Marcus Freitag, Yanning

More information

Multicolor Graphene Nanoribbon/Semiconductor Nanowire. Heterojunction Light-Emitting Diodes

Multicolor Graphene Nanoribbon/Semiconductor Nanowire. Heterojunction Light-Emitting Diodes Multicolor Graphene Nanoribbon/Semiconductor Nanowire Heterojunction Light-Emitting Diodes Yu Ye, a Lin Gan, b Lun Dai, *a Hu Meng, a Feng Wei, a Yu Dai, a Zujin Shi, b Bin Yu, a Xuefeng Guo, b and Guogang

More information

Wafer Scale Homogeneous Bilayer Graphene Films by. Chemical Vapor Deposition

Wafer Scale Homogeneous Bilayer Graphene Films by. Chemical Vapor Deposition Supporting Information for Wafer Scale Homogeneous Bilayer Graphene Films by Chemical Vapor Deposition Seunghyun Lee, Kyunghoon Lee, Zhaohui Zhong Department of Electrical Engineering and Computer Science,

More information

Gold Nanoparticles Floating Gate MISFET for Non-Volatile Memory Applications

Gold Nanoparticles Floating Gate MISFET for Non-Volatile Memory Applications Gold Nanoparticles Floating Gate MISFET for Non-Volatile Memory Applications D. Tsoukalas, S. Kolliopoulou, P. Dimitrakis, P. Normand Institute of Microelectronics, NCSR Demokritos, Athens, Greece S. Paul,

More information

Supplementary Figure S1. AFM images of GraNRs grown with standard growth process. Each of these pictures show GraNRs prepared independently,

Supplementary Figure S1. AFM images of GraNRs grown with standard growth process. Each of these pictures show GraNRs prepared independently, Supplementary Figure S1. AFM images of GraNRs grown with standard growth process. Each of these pictures show GraNRs prepared independently, suggesting that the results is reproducible. Supplementary Figure

More information

2D-2D tunneling field effect transistors using

2D-2D tunneling field effect transistors using 2D-2D tunneling field effect transistors using WSe 2 /SnSe 2 heterostructures Tania Roy, 1,2,3 Mahmut Tosun, 1,2,3 Mark Hettick, 1,2,3, Geun Ho Ahn, 1,2,3 Chenming Hu 1, and Ali Javey 1,2,3, 1 Electrical

More information

Supporting Information for: Electrical probing and tuning of molecular. physisorption on graphene

Supporting Information for: Electrical probing and tuning of molecular. physisorption on graphene Supporting Information for: Electrical probing and tuning of molecular physisorption on graphene Girish S. Kulkarni, Karthik Reddy #, Wenzhe Zang, Kyunghoon Lee, Xudong Fan *, and Zhaohui Zhong * Department

More information

Supporting Information

Supporting Information Electronic Supplementary Material (ESI) for Journal of Materials Chemistry C. This journal is The Royal Society of Chemistry 2018 Supporting Information Direct Integration of Polycrystalline Graphene on

More information

RF Performance Projections of Graphene FETs vs. Silicon MOSFETs

RF Performance Projections of Graphene FETs vs. Silicon MOSFETs 1 RF Performance Projections of Graphene FETs vs. Silicon MOSFETs S. Rodriguez *, S. Vaziri *, M. Ostling *, A. Rusu *, E. Alarcon *,#, M.C. Lemme *1 * KTH Royal Institute of Technology, School of ICT,

More information

Graphene Transistors for Ambipolar Mixing at Microwave Frequencies. University Park, PA 16802, USA. University Park, PA 16802, USA

Graphene Transistors for Ambipolar Mixing at Microwave Frequencies. University Park, PA 16802, USA. University Park, PA 16802, USA Graphene Transistors for Ambipolar Mixing at Microwave Frequencies H. Madan a, M. J. Hollander a, J. A. Robinson b and S. Datta a a Department of Electrical Engineering, The Pennsylvania State University,

More information

crystals were phase-pure as determined by x-ray diffraction. Atomically thin MoS 2 flakes were

crystals were phase-pure as determined by x-ray diffraction. Atomically thin MoS 2 flakes were Nano Letters (214) Supplementary Information for High Mobility WSe 2 p- and n-type Field Effect Transistors Contacted by Highly Doped Graphene for Low-Resistance Contacts Hsun-Jen Chuang, Xuebin Tan, Nirmal

More information

Field effect = Induction of an electronic charge due to an electric field Example: Planar capacitor

Field effect = Induction of an electronic charge due to an electric field Example: Planar capacitor JFETs AND MESFETs Introduction Field effect = Induction of an electronic charge due to an electric field Example: Planar capacitor Why would an FET made of a planar capacitor with two metal plates, as

More information

Supporting Information. Fast Synthesis of High-Performance Graphene by Rapid Thermal Chemical Vapor Deposition

Supporting Information. Fast Synthesis of High-Performance Graphene by Rapid Thermal Chemical Vapor Deposition 1 Supporting Information Fast Synthesis of High-Performance Graphene by Rapid Thermal Chemical Vapor Deposition Jaechul Ryu, 1,2, Youngsoo Kim, 4, Dongkwan Won, 1 Nayoung Kim, 1 Jin Sung Park, 1 Eun-Kyu

More information

Research Article Fabrication of Self-Aligned Graphene FETs with Low Fringing Capacitance and Series Resistance

Research Article Fabrication of Self-Aligned Graphene FETs with Low Fringing Capacitance and Series Resistance International Scholarly Research Network ISRN Electronics Volume 212, Article ID 89148, 7 pages doi:1.542/212/89148 Research Article Fabrication of Self-Aligned raphene FETs with Low Fringing Capacitance

More information

Graphene and new 2D materials: Opportunities for High Frequencies applications

Graphene and new 2D materials: Opportunities for High Frequencies applications Graphene and new 2D materials: Opportunities for High Frequencies applications April 21th, 2015 H. Happy, E. Pallecchi, B. Plaçais, D. Jiménez, R. Sordan, D. Neumaier Graphene Flagship WP4 HF electronic

More information

Supplementary Methods A. Sample fabrication

Supplementary Methods A. Sample fabrication Supplementary Methods A. Sample fabrication Supplementary Figure 1(a) shows the SEM photograph of a typical sample, with three suspended graphene resonators in an array. The cross-section schematic is

More information

Self-study problems and questions Processing and Device Technology, FFF110/FYSD13

Self-study problems and questions Processing and Device Technology, FFF110/FYSD13 Self-study problems and questions Processing and Device Technology, FFF110/FYSD13 Version 2016_01 In addition to the problems discussed at the seminars and at the lectures, you can use this set of problems

More information

Fig The electron mobility for a-si and poly-si TFT.

Fig The electron mobility for a-si and poly-si TFT. Fig. 1-1-1 The electron mobility for a-si and poly-si TFT. Fig. 1-1-2 The aperture ratio for a-si and poly-si TFT. 33 Fig. 1-2-1 All kinds defect well. (a) is the Dirac well. (b) is the repulsive Columbic

More information

CHAPTER 5 EFFECT OF GATE ELECTRODE WORK FUNCTION VARIATION ON DC AND AC PARAMETERS IN CONVENTIONAL AND JUNCTIONLESS FINFETS

CHAPTER 5 EFFECT OF GATE ELECTRODE WORK FUNCTION VARIATION ON DC AND AC PARAMETERS IN CONVENTIONAL AND JUNCTIONLESS FINFETS 98 CHAPTER 5 EFFECT OF GATE ELECTRODE WORK FUNCTION VARIATION ON DC AND AC PARAMETERS IN CONVENTIONAL AND JUNCTIONLESS FINFETS In this chapter, the effect of gate electrode work function variation on DC

More information

Supplementary material for High responsivity mid-infrared graphene detectors with antenna-enhanced photo-carrier generation and collection

Supplementary material for High responsivity mid-infrared graphene detectors with antenna-enhanced photo-carrier generation and collection Supplementary material for High responsivity mid-infrared graphene detectors with antenna-enhanced photo-carrier generation and collection Yu Yao 1, Raji Shankar 1, Patrick Rauter 1, Yi Song 2, Jing Kong

More information

Supplementary Information

Supplementary Information Electronic Supplementary Material (ESI) for Physical Chemistry Chemical Physics. This journal is the Owner Societies 2015 Supplementary Information Vertical Heterostructures of MoS2 and Graphene Nanoribbons

More information

GaN based transistors

GaN based transistors GaN based transistors S FP FP dielectric G SiO 2 Al x Ga 1-x N barrier i-gan Buffer i-sic D Transistors "The Transistor was probably the most important invention of the 20th Century The American Institute

More information

Supplementary Figure 1: Micromechanical cleavage of graphene on oxygen plasma treated Si/SiO2. Supplementary Figure 2: Comparison of hbn yield.

Supplementary Figure 1: Micromechanical cleavage of graphene on oxygen plasma treated Si/SiO2. Supplementary Figure 2: Comparison of hbn yield. 1 2 3 4 Supplementary Figure 1: Micromechanical cleavage of graphene on oxygen plasma treated Si/SiO 2. Optical microscopy images of three examples of large single layer graphene flakes cleaved on a single

More information

Normally-Off GaN Field Effect Power Transistors: Device Design and Process Technology Development

Normally-Off GaN Field Effect Power Transistors: Device Design and Process Technology Development Center for High Performance Power Electronics Normally-Off GaN Field Effect Power Transistors: Device Design and Process Technology Development Dr. Wu Lu (614-292-3462, lu.173@osu.edu) Dr. Siddharth Rajan

More information

Graphene devices and integration: A primer on challenges

Graphene devices and integration: A primer on challenges Graphene devices and integration: A primer on challenges Archana Venugopal (TI) 8 Nov 2016 Acknowledgments: Luigi Colombo (TI) UT Dallas and UT Austin 1 Outline Where we are Issues o Contact resistance

More information

Beyond silicon electronics-fets with nanostructured graphene channels with high on-off ratio and highmobility

Beyond silicon electronics-fets with nanostructured graphene channels with high on-off ratio and highmobility Beyond silicon electronics-fets with nanostructured graphene channels with high on-off ratio and highmobility M.Dragoman 1, A.Dinescu 1, and D.Dragoman 2 1 National Institute for Research and Development

More information

ELEC 3908, Physical Electronics, Lecture 26. MOSFET Small Signal Modelling

ELEC 3908, Physical Electronics, Lecture 26. MOSFET Small Signal Modelling ELEC 3908, Physical Electronics, Lecture 26 MOSFET Small Signal Modelling Lecture Outline MOSFET small signal behavior will be considered in the same way as for the diode and BJT Capacitances will be considered

More information

SUPPLEMENTARY INFORMATION. Observation of tunable electrical bandgap in large-area twisted bilayer graphene synthesized by chemical vapor deposition

SUPPLEMENTARY INFORMATION. Observation of tunable electrical bandgap in large-area twisted bilayer graphene synthesized by chemical vapor deposition SUPPLEMENTARY INFORMATION Observation of tunable electrical bandgap in large-area twisted bilayer graphene synthesized by chemical vapor deposition Jing-Bo Liu 1 *, Ping-Jian Li 1 *, Yuan-Fu Chen 1, Ze-Gao

More information

Fundamentals of the Metal Oxide Semiconductor Field-Effect Transistor

Fundamentals of the Metal Oxide Semiconductor Field-Effect Transistor Triode Working FET Fundamentals of the Metal Oxide Semiconductor Field-Effect Transistor The characteristics of energy bands as a function of applied voltage. Surface inversion. The expression for the

More information

Metallic: 2n 1. +n 2. =3q Armchair structure always metallic = 2

Metallic: 2n 1. +n 2. =3q Armchair structure always metallic = 2 Properties of CNT d = 2.46 n 2 2 1 + n1n2 + n2 2π Metallic: 2n 1 +n 2 =3q Armchair structure always metallic a) Graphite Valence(π) and Conduction(π*) states touch at six points(fermi points) Carbon Nanotube:

More information

Direct Measurement of Adhesion Energy of Monolayer Graphene As-Grown. on Copper and Its Application to Renewable Transfer Process

Direct Measurement of Adhesion Energy of Monolayer Graphene As-Grown. on Copper and Its Application to Renewable Transfer Process SUPPORTING INFORMATION Direct Measurement of Adhesion Energy of Monolayer Graphene As-Grown on Copper and Its Application to Renewable Transfer Process Taeshik Yoon 1, Woo Cheol Shin 2, Taek Yong Kim 2,

More information

Figure 1: Graphene release, transfer and stacking processes. The graphene stacking began with CVD

Figure 1: Graphene release, transfer and stacking processes. The graphene stacking began with CVD Supplementary figure 1 Graphene Growth and Transfer Graphene PMMA FeCl 3 DI water Copper foil CVD growth Back side etch PMMA coating Copper etch in 0.25M FeCl 3 DI water rinse 1 st transfer DI water 1:10

More information

Supplementary Information

Supplementary Information Supplementary Information Supplementary Figure 1 Raman spectroscopy of CVD graphene on SiO 2 /Si substrate. Integrated Raman intensity maps of D, G, 2D peaks, scanned across the same graphene area. Scale

More information

GHZ ELECTRICAL PROPERTIES OF CARBON NANOTUBES ON SILICON DIOXIDE MICRO BRIDGES

GHZ ELECTRICAL PROPERTIES OF CARBON NANOTUBES ON SILICON DIOXIDE MICRO BRIDGES GHZ ELECTRICAL PROPERTIES OF CARBON NANOTUBES ON SILICON DIOXIDE MICRO BRIDGES SHENG F. YEN 1, HAROON LAIS 1, ZHEN YU 1, SHENGDONG LI 1, WILLIAM C. TANG 1,2, AND PETER J. BURKE 1,2 1 Electrical Engineering

More information

Intrinsic Electronic Transport Properties of High. Information

Intrinsic Electronic Transport Properties of High. Information Intrinsic Electronic Transport Properties of High Quality and MoS 2 : Supporting Information Britton W. H. Baugher, Hugh O. H. Churchill, Yafang Yang, and Pablo Jarillo-Herrero Department of Physics, Massachusetts

More information

Large Scale Direct Synthesis of Graphene on Sapphire and Transfer-free Device Fabrication

Large Scale Direct Synthesis of Graphene on Sapphire and Transfer-free Device Fabrication Supplementary Information Large Scale Direct Synthesis of Graphene on Sapphire and Transfer-free Device Fabrication Hyun Jae Song a, Minhyeok Son a, Chibeom Park a, Hyunseob Lim a, Mark P. Levendorf b,

More information

CHAPTER 3. EFFECT OF STRUCTURAL AND DOPING PARAMETER VARIATIONS ON f t, NQS DELAY, INTRINSIC GAIN AND NF IN N-TYPE FINFETS

CHAPTER 3. EFFECT OF STRUCTURAL AND DOPING PARAMETER VARIATIONS ON f t, NQS DELAY, INTRINSIC GAIN AND NF IN N-TYPE FINFETS 34 CHAPTER 3 EFFECT OF STRUCTURAL AND DOPING PARAMETER VARIATIONS ON f t, NQS DELAY, INTRINSIC GAIN AND NF IN N-TYPE FINFETS In this chapter, the effect of structural and doping parameter variations on

More information

Supporting Information. by Hexagonal Boron Nitride

Supporting Information. by Hexagonal Boron Nitride Supporting Information High Velocity Saturation in Graphene Encapsulated by Hexagonal Boron Nitride Megan A. Yamoah 1,2,, Wenmin Yang 1,3, Eric Pop 4,5,6, David Goldhaber-Gordon 1 * 1 Department of Physics,

More information

Hopping in CVD Grown Single-layer MoS 2

Hopping in CVD Grown Single-layer MoS 2 Supporting Information for Large Thermoelectricity via Variable Range Hopping in CVD Grown Single-layer MoS 2 Jing Wu 1,2,3, Hennrik Schmidt 1,2, Kiran Kumar Amara 4, Xiangfan Xu 5, Goki Eda 1,2,4, and

More information

Supplementary Information for

Supplementary Information for Supplementary Information for Highly Stable, Dual-Gated MoS 2 Transistors Encapsulated by Hexagonal Boron Nitride with Gate-Controllable Contact Resistance and Threshold Voltage Gwan-Hyoung Lee, Xu Cui,

More information

Record Maximum Oscillation Frequency in C-face Epitaxial Graphene Transistors

Record Maximum Oscillation Frequency in C-face Epitaxial Graphene Transistors Record Maximum Oscillation Frequency in C-face Epitaxial Graphene Transistors Zelei Guo 1, Rui Dong 1, Partha Sarathi Chakraborty 2, Nelson Lourenco 2, James Palmer 1, Yike Hu 1, Ming Ruan 1, John Hankinson

More information

6.012 Electronic Devices and Circuits

6.012 Electronic Devices and Circuits Page 1 of 10 YOUR NAME Department of Electrical Engineering and Computer Science Massachusetts Institute of Technology 6.012 Electronic Devices and Circuits Exam No. 2 Thursday, November 5, 2009 7:30 to

More information

Lecture 3: CMOS Transistor Theory

Lecture 3: CMOS Transistor Theory Lecture 3: CMOS Transistor Theory Outline Introduction MOS Capacitor nmos I-V Characteristics pmos I-V Characteristics Gate and Diffusion Capacitance 2 Introduction So far, we have treated transistors

More information

Explicit drain current, charge and capacitance model of graphene field-effect transistors. David Jiménez

Explicit drain current, charge and capacitance model of graphene field-effect transistors. David Jiménez Explicit drain current, charge and capacitance model of graphene field-effect transistors David Jiménez Departament d'enginyeria Electrònica, Escola d'enginyeria, Universitat Autònoma de Barcelona, 08193-Bellaterra,

More information

Supplementary materials for: Large scale arrays of single layer graphene resonators

Supplementary materials for: Large scale arrays of single layer graphene resonators Supplementary materials for: Large scale arrays of single layer graphene resonators Arend M. van der Zande* 1, Robert A. Barton 2, Jonathan S. Alden 2, Carlos S. Ruiz-Vargas 2, William S. Whitney 1, Phi

More information

Enhancing the Performance of Organic Thin-Film Transistor using a Buffer Layer

Enhancing the Performance of Organic Thin-Film Transistor using a Buffer Layer Proceedings of the 9th International Conference on Properties and Applications of Dielectric Materials July 19-23, 29, Harbin, China L-7 Enhancing the Performance of Organic Thin-Film Transistor using

More information

Electric Field-Dependent Charge-Carrier Velocity in Semiconducting Carbon. Nanotubes. Yung-Fu Chen and M. S. Fuhrer

Electric Field-Dependent Charge-Carrier Velocity in Semiconducting Carbon. Nanotubes. Yung-Fu Chen and M. S. Fuhrer Electric Field-Dependent Charge-Carrier Velocity in Semiconducting Carbon Nanotubes Yung-Fu Chen and M. S. Fuhrer Department of Physics and Center for Superconductivity Research, University of Maryland,

More information

Wafer-scale fabrication of graphene

Wafer-scale fabrication of graphene Wafer-scale fabrication of graphene Sten Vollebregt, MSc Delft University of Technology, Delft Institute of Mircosystems and Nanotechnology Delft University of Technology Challenge the future Delft University

More information

Ice Lithography for Nano-Devices

Ice Lithography for Nano-Devices Ice Lithography for Nano-Devices Anpan Han 1, Dimitar Vlassarev 1, Jenny Wang 1, Jene A. Golovchenko 1,2 and Daniel Branton 3 * 1 Department of Physics, Harvard University, Cambridge, MA 02138, USA. 2

More information

AS METAL OXIDE SEMICONDUCTOR field-effect

AS METAL OXIDE SEMICONDUCTOR field-effect 2410 IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 60, NO. 7, JULY 2013 Quasi-Ballistic Transport Model for Graphene Field-Effect Transistor Guangxi Hu, Member, IEEE, Shuyan Hu, Ran Liu, Lingli Wang, Member,

More information

MOS Transistor Properties Review

MOS Transistor Properties Review MOS Transistor Properties Review 1 VLSI Chip Manufacturing Process Photolithography: transfer of mask patterns to the chip Diffusion or ion implantation: selective doping of Si substrate Oxidation: SiO

More information

EKV MOS Transistor Modelling & RF Application

EKV MOS Transistor Modelling & RF Application HP-RF MOS Modelling Workshop, Munich, February 15-16, 1999 EKV MOS Transistor Modelling & RF Application Matthias Bucher, Wladek Grabinski Electronics Laboratory (LEG) Swiss Federal Institute of Technology,

More information

A Novel Approach to the Layer Number-Controlled and Grain Size- Controlled Growth of High Quality Graphene for Nanoelectronics

A Novel Approach to the Layer Number-Controlled and Grain Size- Controlled Growth of High Quality Graphene for Nanoelectronics Supporting Information A Novel Approach to the Layer Number-Controlled and Grain Size- Controlled Growth of High Quality Graphene for Nanoelectronics Tej B. Limbu 1,2, Jean C. Hernández 3, Frank Mendoza

More information

MOS Transistor Theory

MOS Transistor Theory MOS Transistor Theory So far, we have viewed a MOS transistor as an ideal switch (digital operation) Reality: less than ideal EE 261 Krish Chakrabarty 1 Introduction So far, we have treated transistors

More information

ELEN0037 Microelectronic IC Design. Prof. Dr. Michael Kraft

ELEN0037 Microelectronic IC Design. Prof. Dr. Michael Kraft ELEN0037 Microelectronic IC Design Prof. Dr. Michael Kraft Lecture 2: Technological Aspects Technology Passive components Active components CMOS Process Basic Layout Scaling CMOS Technology Integrated

More information

Metal-oxide-semiconductor field effect transistors (2 lectures)

Metal-oxide-semiconductor field effect transistors (2 lectures) Metal-ide-semiconductor field effect transistors ( lectures) MOS physics (brief in book) Current-voltage characteristics - pinch-off / channel length modulation - weak inversion - velocity saturation -

More information

R. Ludwig and G. Bogdanov RF Circuit Design: Theory and Applications 2 nd edition. Figures for Chapter 6

R. Ludwig and G. Bogdanov RF Circuit Design: Theory and Applications 2 nd edition. Figures for Chapter 6 R. Ludwig and G. Bogdanov RF Circuit Design: Theory and Applications 2 nd edition Figures for Chapter 6 Free electron Conduction band Hole W g W C Forbidden Band or Bandgap W V Electron energy Hole Valence

More information

6.012 Electronic Devices and Circuits Spring 2005

6.012 Electronic Devices and Circuits Spring 2005 6.012 Electronic Devices and Circuits Spring 2005 May 16, 2005 Final Exam (200 points) -OPEN BOOK- Problem NAME RECITATION TIME 1 2 3 4 5 Total General guidelines (please read carefully before starting):

More information

Stretchable Graphene Transistors with Printed Dielectrics and Gate Electrodes

Stretchable Graphene Transistors with Printed Dielectrics and Gate Electrodes Stretchable Graphene Transistors with Printed Dielectrics and Gate Electrodes Seoung-Ki Lee, Beom Joon Kim, Houk Jang, Sung Cheol Yoon, Changjin Lee, Byung Hee Hong, John A. Rogers, Jeong Ho Cho, Jong-Hyun

More information

Supporting Information

Supporting Information Supporting Information Monolithically Integrated Flexible Black Phosphorus Complementary Inverter Circuits Yuanda Liu, and Kah-Wee Ang* Department of Electrical and Computer Engineering National University

More information

Exceptional ballistic transport in epigraphene. Walt de Heer Georgia Institute of Technology

Exceptional ballistic transport in epigraphene. Walt de Heer Georgia Institute of Technology Exceptional ballistic transport in epigraphene Walt de Heer Georgia Institute of Technology Program Objective First formulated in 2001 and patented in 2003, our objective is to develop nanoelectronics

More information

Electrochemically Exfoliated Graphene as Solution-Processable, Highly-Conductive Electrodes for Organic Electronics

Electrochemically Exfoliated Graphene as Solution-Processable, Highly-Conductive Electrodes for Organic Electronics Supporting Information Electrochemically Exfoliated Graphene as Solution-Processable, Highly-Conductive Electrodes for Organic Electronics Khaled Parvez, Rongjin Li, Sreenivasa Reddy Puniredd, Yenny Hernandez,

More information

High Performance, Low Operating Voltage n-type Organic Field Effect Transistor Based on Inorganic-Organic Bilayer Dielectric System

High Performance, Low Operating Voltage n-type Organic Field Effect Transistor Based on Inorganic-Organic Bilayer Dielectric System Journal of Physics: Conference Series PAPER OPEN ACCESS High Performance, Low Operating Voltage n-type Organic Field Effect Transistor Based on Inorganic-Organic Bilayer Dielectric System To cite this

More information

Low Frequency Noise in MoS 2 Negative Capacitance Field-effect Transistor

Low Frequency Noise in MoS 2 Negative Capacitance Field-effect Transistor Low Frequency Noise in MoS Negative Capacitance Field-effect Transistor Sami Alghamdi, Mengwei Si, Lingming Yang, and Peide D. Ye* School of Electrical and Computer Engineering Purdue University West Lafayette,

More information

Lecture 0: Introduction

Lecture 0: Introduction Lecture 0: Introduction Introduction q Integrated circuits: many transistors on one chip q Very Large Scale Integration (VLSI): bucketloads! q Complementary Metal Oxide Semiconductor Fast, cheap, low power

More information

Lecture 15: MOS Transistor models: Body effects, SPICE models. Context. In the last lecture, we discussed the modes of operation of a MOS FET:

Lecture 15: MOS Transistor models: Body effects, SPICE models. Context. In the last lecture, we discussed the modes of operation of a MOS FET: Lecture 15: MOS Transistor models: Body effects, SPICE models Context In the last lecture, we discussed the modes of operation of a MOS FET: oltage controlled resistor model I- curve (Square-Law Model)

More information

Electronics Fets and Mosfets Prof D C Dube Department of Physics Indian Institute of Technology, Delhi

Electronics Fets and Mosfets Prof D C Dube Department of Physics Indian Institute of Technology, Delhi Electronics Fets and Mosfets Prof D C Dube Department of Physics Indian Institute of Technology, Delhi Module No. #05 Lecture No. #02 FETS and MOSFETS (contd.) In the previous lecture, we studied the working

More information

MOS Transistor I-V Characteristics and Parasitics

MOS Transistor I-V Characteristics and Parasitics ECEN454 Digital Integrated Circuit Design MOS Transistor I-V Characteristics and Parasitics ECEN 454 Facts about Transistors So far, we have treated transistors as ideal switches An ON transistor passes

More information

Chapter 13 Small-Signal Modeling and Linear Amplification

Chapter 13 Small-Signal Modeling and Linear Amplification Chapter 13 Small-Signal Modeling and Linear Amplification Microelectronic Circuit Design Richard C. Jaeger Travis N. Blalock 1/4/12 Chap 13-1 Chapter Goals Understanding of concepts related to: Transistors

More information

Carbon Nanotube Electronics

Carbon Nanotube Electronics Carbon Nanotube Electronics Jeorg Appenzeller, Phaedon Avouris, Vincent Derycke, Stefan Heinz, Richard Martel, Marko Radosavljevic, Jerry Tersoff, Shalom Wind H.-S. Philip Wong hspwong@us.ibm.com IBM T.J.

More information

Figure 1: MOSFET symbols.

Figure 1: MOSFET symbols. c Copyright 2008. W. Marshall Leach, Jr., Professor, Georgia Institute of Technology, School of Electrical and Computer Engineering. The MOSFET Device Symbols Whereas the JFET has a diode junction between

More information

SECTION: Circle one: Alam Lundstrom. ECE 305 Exam 5 SOLUTIONS: Spring 2016 April 18, 2016 M. A. Alam and M.S. Lundstrom Purdue University

SECTION: Circle one: Alam Lundstrom. ECE 305 Exam 5 SOLUTIONS: Spring 2016 April 18, 2016 M. A. Alam and M.S. Lundstrom Purdue University NAME: PUID: SECTION: Circle one: Alam Lundstrom ECE 305 Exam 5 SOLUTIONS: April 18, 2016 M A Alam and MS Lundstrom Purdue University This is a closed book exam You may use a calculator and the formula

More information

Electronic Circuits 1. Transistor Devices. Contents BJT and FET Characteristics Operations. Prof. C.K. Tse: Transistor devices

Electronic Circuits 1. Transistor Devices. Contents BJT and FET Characteristics Operations. Prof. C.K. Tse: Transistor devices Electronic Circuits 1 Transistor Devices Contents BJT and FET Characteristics Operations 1 What is a transistor? Three-terminal device whose voltage-current relationship is controlled by a third voltage

More information

Electronic Supplementary Information. Molecular Antenna Tailored Organic Thin-film Transistor for. Sensing Application

Electronic Supplementary Information. Molecular Antenna Tailored Organic Thin-film Transistor for. Sensing Application Electronic Supplementary Material (ESI) for Materials Horizons. This journal is The Royal Society of Chemistry 2017 Electronic Supplementary Information Molecular Antenna Tailored Organic Thin-film Transistor

More information

MOSFET: Introduction

MOSFET: Introduction E&CE 437 Integrated VLSI Systems MOS Transistor 1 of 30 MOSFET: Introduction Metal oxide semiconductor field effect transistor (MOSFET) or MOS is widely used for implementing digital designs Its major

More information

GRAPHENE ON THE Si-FACE OF SILICON CARBIDE USER MANUAL

GRAPHENE ON THE Si-FACE OF SILICON CARBIDE USER MANUAL GRAPHENE ON THE Si-FACE OF SILICON CARBIDE USER MANUAL 1. INTRODUCTION Silicon Carbide (SiC) is a wide band gap semiconductor that exists in different polytypes. The substrate used for the fabrication

More information

Supplementary information for Tunneling Spectroscopy of Graphene-Boron Nitride Heterostructures

Supplementary information for Tunneling Spectroscopy of Graphene-Boron Nitride Heterostructures Supplementary information for Tunneling Spectroscopy of Graphene-Boron Nitride Heterostructures F. Amet, 1 J. R. Williams, 2 A. G. F. Garcia, 2 M. Yankowitz, 2 K.Watanabe, 3 T.Taniguchi, 3 and D. Goldhaber-Gordon

More information

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

ESE 570: Digital Integrated Circuits and VLSI Fundamentals ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 5: January 25, 2018 MOS Operating Regions, pt. 1 Lecture Outline! 3 Regions of operation for MOSFET " Subthreshold " Linear " Saturation!

More information

LAYOUT TECHNIQUES. Dr. Ivan Grech

LAYOUT TECHNIQUES. Dr. Ivan Grech LAYOUT TECHNIQUES OUTLINE Transistor Layout Resistor Layout Capacitor Layout Floor planning Mixed A/D Layout Automatic Analog Layout Layout Techniques Main Layers in a typical Double-Poly, Double-Metal

More information

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

ESE 570: Digital Integrated Circuits and VLSI Fundamentals ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 4: January 23, 2018 MOS Transistor Theory, MOS Model Penn ESE 570 Spring 2018 Khanna Lecture Outline! CMOS Process Enhancements! Semiconductor

More information

Microelectronics Part 1: Main CMOS circuits design rules

Microelectronics Part 1: Main CMOS circuits design rules GBM8320 Dispositifs Médicaux telligents Microelectronics Part 1: Main CMOS circuits design rules Mohamad Sawan et al. Laboratoire de neurotechnologies Polystim! http://www.cours.polymtl.ca/gbm8320/! med-amine.miled@polymtl.ca!

More information

EE 434 Lecture 12. Process Flow (wrap up) Device Modeling in Semiconductor Processes

EE 434 Lecture 12. Process Flow (wrap up) Device Modeling in Semiconductor Processes EE 434 Lecture 12 Process Flow (wrap up) Device Modeling in Semiconductor Processes Quiz 6 How have process engineers configured a process to assure that the thickness of the gate oxide for the p-channel

More information

ECE-305: Fall 2017 MOS Capacitors and Transistors

ECE-305: Fall 2017 MOS Capacitors and Transistors ECE-305: Fall 2017 MOS Capacitors and Transistors Pierret, Semiconductor Device Fundamentals (SDF) Chapters 15+16 (pp. 525-530, 563-599) Professor Peter Bermel Electrical and Computer Engineering Purdue

More information

Supporting Information

Supporting Information Electronic Supplementary Material (ESI) for ChemComm. This journal is The Royal Society of Chemistry 2014 Supporting Information High-k Polymer/Graphene Oxide Dielectrics for Low-Voltage Flexible Nonvolatile

More information

Lecture 18 Field-Effect Transistors 3

Lecture 18 Field-Effect Transistors 3 Lecture 18 Field-Effect Transistors 3 Schroder: Chapters, 4, 6 1/38 Announcements Homework 4/6: Is online now. Due Today. I will return it next Wednesday (30 th May). Homework 5/6: It will be online later

More information

Nanofabrication Lab Process Development for High-k Dielectrics

Nanofabrication Lab Process Development for High-k Dielectrics Nanofabrication Lab Process Development for Highk Dielectrics Each lab group consists of 4 to 5 students. The dates of these Labs are: Lab 1 Date 14.02.2013 Time: 812 am Lab 2 Date 14.02.2013 Time: 15

More information

Monolithic Microwave Integrated Circuits

Monolithic Microwave Integrated Circuits SMA5111 - Compound Semiconductors Lecture 10 - MESFET IC Applications - Outline Left over items from Lect. 9 High frequency model and performance Processing technology Monolithic Microwave Integrated Circuits

More information

(a) (b) Supplementary Figure 1. (a) (b) (a) Supplementary Figure 2. (a) (b) (c) (d) (e)

(a) (b) Supplementary Figure 1. (a) (b) (a) Supplementary Figure 2. (a) (b) (c) (d) (e) (a) (b) Supplementary Figure 1. (a) An AFM image of the device after the formation of the contact electrodes and the top gate dielectric Al 2 O 3. (b) A line scan performed along the white dashed line

More information

We are IntechOpen, the world s leading publisher of Open Access books Built by scientists, for scientists. International authors and editors

We are IntechOpen, the world s leading publisher of Open Access books Built by scientists, for scientists. International authors and editors We are IntechOpen, the world s leading publisher of Open Access books Built by scientists, for scientists 3,5 18, 1.7 M Open access books available International authors and editors Downloads Our authors

More information

Chapter 4 Field-Effect Transistors

Chapter 4 Field-Effect Transistors Chapter 4 Field-Effect Transistors Microelectronic Circuit Design Richard C. Jaeger Travis N. Blalock 5/5/11 Chap 4-1 Chapter Goals Describe operation of MOSFETs. Define FET characteristics in operation

More information

Graphene Fundamentals and Emergent Applications

Graphene Fundamentals and Emergent Applications Graphene Fundamentals and Emergent Applications Jamie H. Warner Department of Materials University of Oxford Oxford, UK Franziska Schaffel Department of Materials University of Oxford Oxford, UK Alicja

More information

Scaling up Chemical Vapor Deposition Graphene to 300 mm Si substrates

Scaling up Chemical Vapor Deposition Graphene to 300 mm Si substrates Scaling up Chemical Vapor Deposition Graphene to 300 mm Si substrates Co- Authors Aixtron Alex Jouvray Simon Buttress Gavin Dodge Ken Teo The work shown here has received partial funding from the European

More information

Chapter 2. Design and Fabrication of VLSI Devices

Chapter 2. Design and Fabrication of VLSI Devices Chapter 2 Design and Fabrication of VLSI Devices Jason Cong 1 Design and Fabrication of VLSI Devices Objectives: To study the materials used in fabrication of VLSI devices. To study the structure of devices

More information

MICROWAVE AND MILLIMETERWAVE ELECTRICAL PERMITTIVITY OF GRAPHENE MONOLAYER. G. Konstantinidis 3

MICROWAVE AND MILLIMETERWAVE ELECTRICAL PERMITTIVITY OF GRAPHENE MONOLAYER. G. Konstantinidis 3 1 MICROWAVE AND MILLIMETERWAVE ELECTRICAL PERMITTIVITY OF GRAPHENE MONOLAYER Alina Cismaru 1, Mircea Dragoman 1*, Adrian Dinescu 1, Daniela Dragoman 2, G. Stavrinidis, G. Konstantinidis 3 1 National Institute

More information

Practice 3: Semiconductors

Practice 3: Semiconductors Practice 3: Semiconductors Digital Electronic Circuits Semester A 2012 VLSI Fabrication Process VLSI Very Large Scale Integration The ability to fabricate many devices on a single substrate within a given

More information