Quarter-micrometre surface and buried channel PMOSFET modelling for circuit simulation
|
|
- Gordon Rogers
- 5 years ago
- Views:
Transcription
1 Semicond. Sci. Technol ) Printed in the UK Quarter-micrometre surface and buried channel PMOSFET modelling for circuit simulation Yuhua Cheng, Min-chie Jeng, Zhihong Liu, Kai Chen, Bin Yu, Kiyotaka Imai and Chenming Hu Department of Electrical Engineering and Computer Science, University of California at Berkeley, Berkeley, CA 94720, USA Cadence Design Systems, Inc., 555 River Oaks Parkway, San Jose, CA 95134, USA BTA Technology Inc., 4633 Old Ironsides Drive, Santa Clara, CA 95054, USA Received 18 June 1996, accepted for publication 16 July 1996 Abstract. The modelling of PMOSFETs, with surface channels SC) and buried channels BC) down to deep quarter-micrometre, in BSIM Berkeley short-channel IGFET model) is discussed for analogue/digital circuit simulation. Based on physical mobility, velocity saturation, threshold voltage and series drain/source resistance models with some special considerations for PMOSFETs, a unified I V model describes the electrical characteristics of both NMOSFET and PMOSFETs, with surface channel and buried channel types. Because the model includes the major physical effects in state-of-the-art MOSFETs and contains many important process and geometry parameters, it can fit the measured data well and has a good scalability for both SC and BC PMOSFETs. 1. Introduction As CMOS technology develops, P-channel MOSFETs play very important roles in circuit design. VLSI circuit designers need a physical and accurate model of P-channel MOSFETs for use in circuit simulation. P-channel MOSFETs and N-channel MOSFETs are complementary, and operate on similar basic physical principles. However, many studies have shown that there exist some specific physical effects in P-channel MOSFETs, such as soft velocity saturation, enhanced short-channel effects and so on [1, 2], compared with the N-channel MOSFETs. Special considerations for these specific physical effects are needed. In this paper, we present the modelling of P-channel MOSFETs, which allows BSIM3 Berkeley short-channel IGFET model) to model both N-channel and P-channel MOSFETs with a unified equation. The model is verified with measured data of the PMOS devices with different channel types, i.e. surface channel and buried channel. 2. Physical analysis and modelling The modelling of N-channel MOSFETs in BSIM3v3 has been reported [3], and the model has also been verified with some benchmark tests for the N-channel MOSFETs for a wide range of channel lengths and widths from different technologies to check its accuracy, scalability and continuity [4]. However, there are some differences between N-channel and P-channel MOSFETs. Special care is taken to account for these differences when modelling the P-channel devices Mobility and velocity saturation models It is well known that an accurate I V model is strongly based on physical and accurate mobility and velocity saturation models for both N-channel and P-channel devices. It has been confirmed that both electron and hole mobility can be empirically described by a unified expression for arbitrary channel doping density and oxide thickness T ox [5, 6], µ 0 µ eff = 1) 1 + E eff /E 0 ) λ where µ 0 is the low-field mobility of the carrier, E eff is the effective field and E 0 is a constant which is different for electrons and holes. Based on the unified expression 1) for both electrons and holes, a Taylor expansion to second order) of equation 1) is used to describe the mobility characteristics of both electrons and holes in the BSIM3 model to improve the computational efficiency: µ eff = µ 0 ) ) Vgsteff+2V 1 + U th Vgsteff+2V 2 2) a T ox + U th b T ox + Uc V bs /96/ $19.50 c 1996 IOP Publishing Ltd 1763
2 Yuhua Cheng et al where µ 0,U a,u b,u c are parameters to be extracted from the measured data. T ox is the thickness of gate oxide. V th is the device threshold voltage. V bs is the body bias. V gsteff is a function which becomes V gs V th in the strong inversion region, and follows exp[ V gs V th V off )/nv t ]inthe subthreshold region [3], where V th is the thermal voltage, and the parameter n will be discussed later in this section. According to the above, we can use a unified mobility model for both electrons and holes but with different extracted values for the parameters such as µ 0,U a,u b and U c. Holes do not exhibit a velocity saturation effect as prominent as electrons. As a result, it is very difficult to identify the saturation voltage in the I V curve of a PMOSFET, especially at high gate voltage, because the current keeps increasing and saturates very slowly. This may be called soft saturation. This specific effect makes the modelling of the PMOSFET difficult, especially in the region of drain voltage close to the saturation voltage V dsat. Generally, different empirical expressions are used to describe the velocity field relationships for N- and P-channel MOSFETs [7], v Ey) = µ eff E y. 3) [1 + E y /E sat ) m ] 1/m Here, m 2 for electrons and m 1 for holes. E y is the absolute value of the longitudinal electric field in the channel, v sat is the saturation velocity and µ eff is the effective mobility, which considers the influence of the transverse electric field; E sat = v sat /µ eff is called the critical or saturation) field. It has been reported that 3) matches the experimental results well for both the electron and hole velocity in bulk silicon over a wide range of impurity concentrations and temperatures [7]. Because it is difficult to get an analytical solution for N-channel MOSFET model development based on 3), another approximation that can give a similar velocity field relationship to that of 3) for electrons was proposed for N-channel MOSFETs [8], v Ey) = µ effe y 1 + E y /E sat 4) where E sat = 2v sat /µ eff instead of v sat /µ eff given in 3). Equation 4) can be used to describe the velocity field relationship for N-channel devices, but cannot be used directly for the P-channel devices because of the different E sat values needed for N- and P-channel devices according to 3) and 4). To use a unified velocity field relationship for both electrons and holes, a term A 2, which essentially has the effect of modifying E sat in equation 4) to A 2 E sat, is introduced into the I V expression in BSIM3. A 2 is an extracted parameter, which is expected to have value close to 1 for N-channel devices, and close to 0.5 for PMOSFETs. The following expression is used to account for the drift current in the linear region: I dy) = W eff Q ch y)ve y ) 5) where W eff is the effective channel width and Q ch y) is the charge density in the channel [3]. Based on the above considerations and 5), a unified single expression is obtained with continuity for all of V gs,v ds and V bs in the following I ds0 I ds = 1 + V ) ds V dseff 1 + R ds I ds0 /V dseff V A ) 1 + V ds V dseff V ASCBE 6) here I ds0 is the intrinsic I V equation for R ds = 0 [3], R ds is the parasitic series drain/source resistance, V ds is the drain source bias, V dseff is a function that equates to V ds when V ds < V dsat and approaches to V dsat when V ds >V dsat. V ASCBE is the early voltage for the substratecurrent-induced body effect and V A is the early voltage contributed by channel length modulation and drain induced barrier lowering effects [3, 9] Short-channel effects To achieve a high drive current in P-channel MOSFETs, it is necessary to make the threshold voltage of a MOSFET as low as possible with the minimum value limited by subthreshold leakage. A so-called buried-layer PMOSFET structure is formed by boron ion implantation into the channel to adjust the threshold voltage. Because of the large depletion region width X dep ) due to the buried layer in the channel, the electric field emanating from the drain can penetrate further into the channel toward the source end) so that the short-channel effects are stronger in a buried channel PMOS than in an NMOS device. The analysis of two-dimensional effects is needed to account for the shortchannel effects in the buried channel PMOS devices such as threshold voltage roll-off, increased subthreshold swing and so on. Based on a quasi-two-dimensional analysis, a threshold voltage model, which can describe the non-uniform doping, short-channel and narrow width effects in small-size MOSFETs as well as the influence of p + and n + polysilicon gates, can be obtained [10]. Figure 1 shows that this model applied well to PMOSFET, both surface channel and buried channel devices. L t is larger in BC devices than SC devices because l t X 2/3 dep. A modified expression is used in this paper to improve the fit with the measured data for both N- and P-channel MOSFETs, especially for the narrow width/short channel devices: V th = V th0 + K 1 s V bs s ) K 2 V bs +K N lx 1 ) s T ox +K 3 + K 3b V bs ) s W eff + W [ 0 ) D VT0w exp D VT1w 2l tw )] +2 exp D VT1w V bi s ) l tw [ ) D VT0 exp D VT1 2l t )] +2 exp D VT1 V bi s ) l t 1764
3 PMOSFET modelling for circuit simulation modelling the deep-submicrometre devices for the circuit simulation. The resistances caused by the LDD structure can be divided into two parts; one part is modulated by the gate and body biases and another one independent of the bias. In BSIM3v3, the parasitic resistance R ds is modelled as R ds = R dsw[1 + P rwg V gsteff + P rwb φ s V bs φ s )] W eff Wr 9) where R dsw is the resistance per unit width and can be extracted from the measured data together with the parameters W r, P rwg and P rwb. 3. Test results and discussion Figure 1. Modelled and measured curves of log V th ) versus for PMOSFETs with surface and buried channels. [ ) )] exp D sub + 2 exp D sub 2l t0 E ta0 + E tab V bs )V ds 7) where V th0 is the threshold voltage for a long-channel device, V bi is the built-in potential of the drain/sourcebody junction, l t and l tw are functions of T ox, channel doping concentration and body bias. D VT0, D VT1, D VT0w, D VT1w, D sub, E ta0, E tab, W 0, K 1, K 2, K 3, K 3b and N 1x are parameters to be extracted from the measured data. The subthreshold swing in this paper is given as v t Ln 10 n), where n is in the following form: C d n = 1 + N factor + C dsc + C dscd V ds + C dscb V bs C ox C [ ) ox )] exp D VT1 + 2 exp D VT1 + C it. 2l t l t C ox 8) Here C d is the depletion width capacitance in the channel, N factor, C dsc, C dscb, C dscd and C it are parameters to be extracted from the measured data. Equation 8) has accounted for the influence of biases such as V bs and V ds on the subthreshold swing, which become more serious in PMOSFETs Bias-dependent parasitic series resistance To suppress the short-channel effects, an LDD lightly doped drain) structure is commonly used to achieve a shallow junction in a PMOS device [11]. The LDD structure may also increase the hot carrier resistance of the device [12]. However, the resistance caused by the LDD region, which is a function of V gs and V bs, will reduce the current drive current. The effects of parasitic series drain/source resistance should be considered accurately in l t0 PMOS device structures with both surface channels and buried channels are used to verify the model in accuracy, scalability and continuity. As an example, this paper gives some results for the devices with channel lengths down to the 0.25 µm range. P + polysilicon gates are used for the surface channel PMOSFETs, and N + polysilicon gates are used for the buried channel devices. The oxide thickness of all devices with both SC and BC is about 6.5 nm. Unless indicated in the figures, symbols represent measured data and full curves represent the results of the model calculations. All parameter extraction in this paper was performed with BSIMPro [13]. The modelled and measured V th characteristics versus device channel length for surface channel and buried channel devices are given in figures 2a) and b). It can be seen that the V th model can describe the roll-off characteristics of threshold voltage well for both surface channel and buried channel PMOS devices down to deepsubmicrometre range. To show the model accuracy further, comparison of the results of I d V d and I d V g between the model simulation and the measured data for devices with surface and buried channels is shown in figures 3 and 4 respectively. As can be seen in these figures the model can fit the measured data very well in both the current and output resistance characteistics. The maximum error between the model and data is 4.2% for the current characteristics of devices with two different channel types. Also, it can be seen that the soft saturation effect can be described well by the present model, and the model can match the data accuract in a wide V ds range. As shown in figures 5a) and b), the R out characteristics can also be modelled accurately in the saturation region for both surface and buried channel devices, down to the deep-submicrometre range, which shows again that the soft saturation effect in PMOS devices can be described well by the present model equation. As mentioned in section 2.1, the model can guarantee the continuities of current and its derivatives for all V ds,v gs and V bs by using a unified single equation in both linear and saturation regimes as well as in both subthreshold and strong inversion regimes. The good continuities and smooth tansition of current characteristics from subthreshold to strong inversion, and from linear to saturation regimes have 1765
4 Yuhua Cheng et al Figure 2. a) Modelled curves) and measured symbols) characteristics of threshold voltage versus effective channel length for PMOSFETs with a surface channel. T ox =6.5 nm. b) Modelled curves) and measured symbols) characteristics of threshold voltage versus effective channel length for PMOSFETs with a buried channel. T ox =6.5 nm. Figure 3. a) Modelled curves) and measured symbols) I d V d curves for SC PMOSFETs of W /L =50/0.25 T =25 C, V b = 0 V). b) Modelled curves) and measured symbols) I d V d characteristics for BC PMOSFETs of W /L =50/0.35 T =25 C, V b = 0 V). been shown in figures 3 and 4. Furthermore, the output conductance g ds versus V ds ) curves is shown in figure 6. Figure 6 shows that not only can the model match the measured data acurately, but that it can also ensure a smooth transition of the conductance g ds from the linear to the saturation regions, which should improve the computational efficiency of the model in the circuit simulation. The g m /I d ratio, a very important criterion to test a model for circuit simulation [14] is given in figure 7 for the devices with a surface channel. A continuous transition can also be seen for the g m /I d curves at different bias conditions. In figures 8 and 9, the I ds V gs and I ds V ds characteristics of the buried channel devices of different W/L are given to show the scalability of the model. It can be seen that 1766
5 PMOSFET modelling for circuit simulation Figure 4. a) Modelled curves) and measured symbols) I d V g curves for SC PMOSFETs of W /L =50/0.25 T =25 C, V d =0.05 V) in log scale). V bs =0,0.5,1.0,1.5,2.0,2.5 for curves from top to bottom. b) Modelled curves) and measured symbols) I d V g curves for BC PMOSFETs of W /L =50/0.35 T =25 C, V d =0.05 V) in log scale). V bs =0,0.5,1.0,1.5,2.0,2.5 for curves from top to bottom. the model can fit the data well for devices of channel lengths from the deep sub-micrometre range to longchannel devices with one set of model parameters extracted from the measured data. The maximum error is less than 4.25% for both types of devices throughout the W/L range. This demonstrates that the BSIM3v3 model can describe Figure 5. a) Modelled curves) and measured symbols) R out V d characteristics for SC PMOSFETs of W /L =50/0.25 T =25 C, V b = 0 V). b) Modelled curves) and measured symbols) R out V ds characteristics for BC PMOSFETs of W /L =50/0.35 T =25 C, V b = 0 V). the device characteristics well over a wide range of W/L with the same set of parameters because physical effects and process parameters are built into the model. 4. Summary Based on physical considerations of the mobility, velocity saturation, V th and R ds models, a continuous and scalable 1767
6 Yuhua Cheng et al Figure 8. Modelled curves) and measured symbols) I d V gs characteristics of BC devices with different W /L T ox =7nm,V ds =50mV,V bs = 0 V). Figure 6. Modelled curves) and measured symbols) g ds V ds characteristics for SC PMOSFETs of W /L =50/0.25 T =25 C, V b = 0 V). Figure 9. Modelled curves) and measured symbols) I d V ds characteristics of BC devices with different W /L T ox, V ds, V bs as figure 8). and its derivatives for all V ds,v gs from the subthreshold to the strong inversion regions, and from the linear to the saturation regions, whcih should improve the computational efficiency of the model in the circuit simulation. With the built-in dependence on process parameters, the present model is also suitable for use in statistical modelling. The present model has been implemented in HSPICE, SmartSpice, Spectre and SPICE3e2. Figure 7. Modelled curves) and measured symbols) g m /I d V gs characteristics for SC PMOSFETs of W /L =50/0.25 T =25 C, V d =0.05 V). V bs =0,0.5,1.0,1.5,2.0,2.5 for curves from bottom to top. I V model is presented for PMOSFETs with both surface and buried channels in circuit simulation. The accuracy, scalability and continuity of the present model are verified with measured data for the devices with both surface and buried channels down to the 0.25 µm range. The results show that the model can not only match the measured data from the two different channel type PMOS devices accurately, but can also ensure a smooth transition of I d Acknowledgment This work was supported by SRC grant 96-SJ-417. References [1] Assaderaghi F, Chen J, Ko P and Hu C 1992 Measurement of electron and hole saturation velocity in silicon inversion layers using SOI MOSFETs IEEE Int. SOI Conf. New York: IEEE) p 112 [2] Wolf S 1995 Silicon processing for the VLSI Era vol 3 The Submicron MOSFET Sunset Beach, CA: Lattice Press) [3] Cheng Yuhua, Hu Chenming, Chen Kai, Chan Mansun, Jeng Minchie, Liu Zhihong, Huang Jianhui and Ko Ping 1995 A unified BSIM I V mode for circuit simulation 1768
7 PMOSFET modelling for circuit simulation 1995 Int. Semiconductor Devices Research Symp. University of Virginia) pp [4] Cheng Yuhua, Jeng Minchie, Liu Zhihong, Chen Kai, Chan Mansun, Hu Chenming and Ko Ping 1996 An investigation on the robustness, accuracy and simulation performance of a physics-based deep-submicronmeter BSIM model for analog/digital circuit simulation CICC 96 New York: IEEE) pp [5] Liang M S, Choi J Y, Ko P K and Hu C 1986 Inversion-layer capacitance and mobility of very thin gate-oxide MOSFETs IEEE Trans. Electron Devices [6] Fang F and Fowler X 1969 Hot-electron effects and saturation velocity in silicon inversion layer J. Appl. Phys [7] Talkhan E A, Manour I R and Barboor A I 1972 Investigation of the effect of drift-field-dependent mobility on MOSFET characteristics part I and II IEEE Trans. Electron Devices [8] Sodini C G, Ko P K and Moll J L 1984 The effect of high fields on MOS devices and circuit performance IEEE Trans. Electron Devices [9] Huang J H, Liu Z H, Jeng M C, Ko P K and Hu C 1992 A physical model for MOSFET output resistance Int. Electron Device Meeting December [10] Liu Z H, Hu C, Huang J H, Chan T Y, Jeng M C, Ko P K and Cheng Y C 1993 Threshold voltage model for deep-submicrometer MOSFETs IEEE Trans. Electron Devices [11] Schmitz A and Chen J Y 1986 Design, modeling, and fabrication of submicron CMOS transistors IEEE Trans. Electron Devices [12] Hu C, Tam S, Hsu F C, Ko P K, Chan T Y and Kyle K W 1985 Hot-electron induced MOSFET degradation model, monitor, improvement IEEE Trans. Electron Devices [13] BSIMpro Manual 1995 BTA Inc., Santa Clara, CA, USA [14] Tsividis Y and Suyama K 1993 MOSFET modeling for analog circuit CAD: problems and prospects Tech. Digest CICC-93 New York: IEEE)
The Devices. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002
Digital Integrated Circuits A Design Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic The Devices July 30, 2002 Goal of this chapter Present intuitive understanding of device operation Introduction
More informationCMPEN 411 VLSI Digital Circuits. Lecture 03: MOS Transistor
CMPEN 411 VLSI Digital Circuits Lecture 03: MOS Transistor Kyusun Choi [Adapted from Rabaey s Digital Integrated Circuits, Second Edition, 2003 J. Rabaey, A. Chandrakasan, B. Nikolic] CMPEN 411 L03 S.1
More informationDigital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. The Devices. July 30, Devices.
Digital Integrated Circuits A Design Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic The July 30, 2002 1 Goal of this chapter Present intuitive understanding of device operation Introduction
More informationMOSFET: Introduction
E&CE 437 Integrated VLSI Systems MOS Transistor 1 of 30 MOSFET: Introduction Metal oxide semiconductor field effect transistor (MOSFET) or MOS is widely used for implementing digital designs Its major
More informationThe Devices. Jan M. Rabaey
The Devices Jan M. Rabaey Goal of this chapter Present intuitive understanding of device operation Introduction of basic device equations Introduction of models for manual analysis Introduction of models
More informationModeling of the Substrate Current and Characterization of Traps in MOSFETs under Sub-Bandgap Photonic Excitation
Journal of the Korean Physical Society, Vol. 45, No. 5, November 2004, pp. 1283 1287 Modeling of the Substrate Current and Characterization of Traps in MOSFETs under Sub-Bandgap Photonic Excitation I.
More informationDevice Models (PN Diode, MOSFET )
Device Models (PN Diode, MOSFET ) Instructor: Steven P. Levitan steve@ece.pitt.edu TA: Gayatri Mehta, José Martínez Book: Digital Integrated Circuits: A Design Perspective; Jan Rabaey Lab Notes: Handed
More informationOperation and Modeling of. The MOS Transistor. Second Edition. Yannis Tsividis Columbia University. New York Oxford OXFORD UNIVERSITY PRESS
Operation and Modeling of The MOS Transistor Second Edition Yannis Tsividis Columbia University New York Oxford OXFORD UNIVERSITY PRESS CONTENTS Chapter 1 l.l 1.2 1.3 1.4 1.5 1.6 1.7 Chapter 2 2.1 2.2
More informationMOS Transistor I-V Characteristics and Parasitics
ECEN454 Digital Integrated Circuit Design MOS Transistor I-V Characteristics and Parasitics ECEN 454 Facts about Transistors So far, we have treated transistors as ideal switches An ON transistor passes
More informationThe Devices. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002
igital Integrated Circuits A esign Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic The evices July 30, 2002 Goal of this chapter Present intuitive understanding of device operation Introduction
More informationCMOS INVERTER. Last Lecture. Metrics for qualifying digital circuits. »Cost» Reliability» Speed (delay)»performance
CMOS INVERTER Last Lecture Metrics for qualifying digital circuits»cost» Reliability» Speed (delay)»performance 1 Today s lecture The CMOS inverter at a glance An MOS transistor model for manual analysis
More informationDevice Models (PN Diode, MOSFET )
Device Models (PN Diode, MOSFET ) Instructor: Steven P. Levitan steve@ece.pitt.edu TA: Gayatri Mehta, José Martínez Book: Digital Integrated Circuits: A Design Perspective; Jan Rabaey Lab Notes: Handed
More informationEE105 Fall 2014 Microelectronic Devices and Circuits. NMOS Transistor Capacitances: Saturation Region
EE105 Fall 014 Microelectronic Devices and Circuits Prof. Ming C. Wu wu@eecs.berkeley.edu 511 Sutardja Dai Hall (SDH) 1 NMOS Transistor Capacitances: Saturation Region Drain no longer connected to channel
More informationThe Devices: MOS Transistors
The Devices: MOS Transistors References: Semiconductor Device Fundamentals, R. F. Pierret, Addison-Wesley Digital Integrated Circuits: A Design Perspective, J. Rabaey et.al. Prentice Hall NMOS Transistor
More informationLecture #27. The Short Channel Effect (SCE)
Lecture #27 ANNOUNCEMENTS Design Project: Your BJT design should meet the performance specifications to within 10% at both 300K and 360K. ( β dc > 45, f T > 18 GHz, V A > 9 V and V punchthrough > 9 V )
More informationIntegrated Circuits & Systems
Federal University of Santa Catarina Center for Technology Computer Science & Electronics Engineering Integrated Circuits & Systems INE 5442 Lecture 10 MOSFET part 1 guntzel@inf.ufsc.br ual-well Trench-Isolated
More informationUSC-ISI. The MOSIS Service. BSIM3v3.1 Model. Parameters Extraction and Optimization. October 2000
USC-ISI The MOSIS Service BSIM3v3.1 Model Parameters Extraction and Optimization October 000 Henok Abebe ance C.Tyree Table of Contents 1. Introduction and Motivation: -----------------------------------------------1.
More informationMOS Transistor Theory MOSFET Symbols Current Characteristics of MOSFET. MOS Symbols and Characteristics. nmos Enhancement Transistor
MOS Transistor Theory MOSFET Symbols Current Characteristics of MOSFET Calculation of t and Important 2 nd Order Effects SmallSignal Signal MOSFET Model Summary Material from: CMOS LSI Design By Weste
More informationLecture 11: MOSFET Modeling
Digital Integrated Circuits (83-313) Lecture 11: MOSFET ing Semester B, 2016-17 Lecturer: Dr. Adam Teman TAs: Itamar Levi, Robert Giterman 18 June 2017 Disclaimer: This course was prepared, in its entirety,
More informationA final review session will be offered on Thursday, May 10 from 10AM to 12noon in 521 Cory (the Hogan Room).
A final review session will be offered on Thursday, May 10 from 10AM to 12noon in 521 Cory (the Hogan Room). The Final Exam will take place from 12:30PM to 3:30PM on Saturday May 12 in 60 Evans.» All of
More informationUnified MOSFET Compact I V Model Formulation through Physics-Based Effective Transformation
IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 48, NO. 5, MAY 2001 887 Unified MOSFET Compact I V Model Formulation through Physics-Based Effective Transformation Xing Zhou, Senior Member, IEEE, and Khee
More informationThe Devices. Devices
The The MOS Transistor Gate Oxyde Gate Source n+ Polysilicon Drain n+ Field-Oxyde (SiO 2 ) p-substrate p+ stopper Bulk Contact CROSS-SECTION of NMOS Transistor Cross-Section of CMOS Technology MOS transistors
More informationMOS CAPACITOR AND MOSFET
EE336 Semiconductor Devices 1 MOS CAPACITOR AND MOSFET Dr. Mohammed M. Farag Ideal MOS Capacitor Semiconductor Devices Physics and Technology Chapter 5 EE336 Semiconductor Devices 2 MOS Capacitor Structure
More informationECE 342 Electronic Circuits. Lecture 6 MOS Transistors
ECE 342 Electronic Circuits Lecture 6 MOS Transistors Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jesa@illinois.edu 1 NMOS Transistor Typically L = 0.1 to 3 m, W = 0.2
More informationMOS Transistors. Prof. Krishna Saraswat. Department of Electrical Engineering Stanford University Stanford, CA
MOS Transistors Prof. Krishna Saraswat Department of Electrical Engineering S Stanford, CA 94305 saraswat@stanford.edu 1 1930: Patent on the Field-Effect Transistor! Julius Lilienfeld filed a patent describing
More informationLong Channel MOS Transistors
Long Channel MOS Transistors The theory developed for MOS capacitor (HO #2) can be directly extended to Metal-Oxide-Semiconductor Field-Effect transistors (MOSFET) by considering the following structure:
More informationMOS Transistor Theory
CHAPTER 3 MOS Transistor Theory Outline 2 1. Introduction 2. Ideal I-V Characteristics 3. Nonideal I-V Effects 4. C-V Characteristics 5. DC Transfer Characteristics 6. Switch-level RC Delay Models MOS
More informationLecture 4: CMOS Transistor Theory
Introduction to CMOS VLSI Design Lecture 4: CMOS Transistor Theory David Harris, Harvey Mudd College Kartik Mohanram and Steven Levitan University of Pittsburgh Outline q Introduction q MOS Capacitor q
More informationChapter 5: BSIM3v3 Characterization
5: BSIM3v3 Characterization The BSIM3 model (BSIM = Berkeley Short channel Insulated gate field effect transistor Model) was published by the University of California at Berkeley in July 1993. BSIM3 is
More informationLecture 5: CMOS Transistor Theory
Lecture 5: CMOS Transistor Theory Slides courtesy of Deming Chen Slides based on the initial set from David Harris CMOS VLSI Design Outline q q q q q q q Introduction MOS Capacitor nmos I-V Characteristics
More informationToday s lecture. EE141- Spring 2003 Lecture 4. Design Rules CMOS Inverter MOS Transistor Model
- Spring 003 Lecture 4 Design Rules CMOS Inverter MOS Transistor Model Today s lecture Design Rules The CMOS inverter at a glance An MOS transistor model for manual analysis Important! Labs start next
More informationA Multi-Gate CMOS Compact Model BSIMMG
A Multi-Gate CMOS Compact Model BSIMMG Darsen Lu, Sriramkumar Venugopalan, Tanvir Morshed, Yogesh Singh Chauhan, Chung-Hsun Lin, Mohan Dunga, Ali Niknejad and Chenming Hu University of California, Berkeley
More informationLecture 3: CMOS Transistor Theory
Lecture 3: CMOS Transistor Theory Outline Introduction MOS Capacitor nmos I-V Characteristics pmos I-V Characteristics Gate and Diffusion Capacitance 2 Introduction So far, we have treated transistors
More informationMOS Transistor Properties Review
MOS Transistor Properties Review 1 VLSI Chip Manufacturing Process Photolithography: transfer of mask patterns to the chip Diffusion or ion implantation: selective doping of Si substrate Oxidation: SiO
More informationNanoscale CMOS Design Issues
Nanoscale CMOS Design Issues Jaydeep P. Kulkarni Assistant Professor, ECE Department The University of Texas at Austin jaydeep@austin.utexas.edu Fall, 2017, VLSI-1 Class Transistor I-V Review Agenda Non-ideal
More informationMOSFET Capacitance Model
MOSFET Capacitance Model So far we discussed the MOSFET DC models. In real circuit operation, the device operates under time varying terminal voltages and the device operation can be described by: 1 small
More informationChapter 5 MOSFET Theory for Submicron Technology
Chapter 5 MOSFET Theory for Submicron Technology Short channel effects Other small geometry effects Parasitic components Velocity saturation/overshoot Hot carrier effects ** Majority of these notes are
More informationESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 4: January 23, 2018 MOS Transistor Theory, MOS Model Penn ESE 570 Spring 2018 Khanna Lecture Outline! CMOS Process Enhancements! Semiconductor
More informationLecture 04 Review of MOSFET
ECE 541/ME 541 Microelectronic Fabrication Techniques Lecture 04 Review of MOSFET Zheng Yang (ERF 3017, email: yangzhen@uic.edu) What is a Transistor? A Switch! An MOS Transistor V GS V T V GS S Ron D
More informationSemiconductor Physics fall 2012 problems
Semiconductor Physics fall 2012 problems 1. An n-type sample of silicon has a uniform density N D = 10 16 atoms cm -3 of arsenic, and a p-type silicon sample has N A = 10 15 atoms cm -3 of boron. For each
More informationMOSFET Model with Simple Extraction Procedures, Suitable for Sensitive Analog Simulations
ROMANIAN JOURNAL OF INFORMATION SCIENCE AND TECHNOLOGY Volume 10, Number 2, 2007, 189 197 MOSFET Model with Simple Extraction Procedures, Suitable for Sensitive Analog Simulations S. EFTIMIE 1, ALEX. RUSU
More informationmobility reduction design rule series resistance lateral electrical field transversal electrical field
Compact Modelling of Submicron CMOS D.B.M. Klaassen Philips Research Laboratories, Eindhoven, The Netherlands ABSTRACT The accuracy of present-day compact MOS models and relevant benchmark criteria are
More informationDepartment of Electronic Engineering, Chienkuo Technology University, No. 1, Chieh Shou N. Rd., Changhua City, 500 Taiwan, R.O.C.
Typeset using jjap.cls Compact Hot-Electron Induced Oxide Trapping Charge and Post- Stress Drain Current Modeling for Buried-Channel p-type Metal- Oxide-Semiconductor-Field-Effect-Transistors
More informationEEC 118 Lecture #2: MOSFET Structure and Basic Operation. Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation
EEC 118 Lecture #2: MOSFET Structure and Basic Operation Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation Announcements Lab 1 this week, report due next week Bring
More informationLecture 30 The Short Metal Oxide Semiconductor Field Effect Transistor. November 15, 2002
6.720J/3.43J Integrated Microelectronic Devices Fall 2002 Lecture 30 1 Lecture 30 The Short Metal Oxide Semiconductor Field Effect Transistor November 15, 2002 Contents: 1. Short channel effects Reading
More informationLECTURE 3 MOSFETS II. MOS SCALING What is Scaling?
LECTURE 3 MOSFETS II Lecture 3 Goals* * Understand constant field and constant voltage scaling and their effects. Understand small geometry effects for MOS transistors and their implications modeling and
More informationESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 5: January 25, 2018 MOS Operating Regions, pt. 1 Lecture Outline! 3 Regions of operation for MOSFET " Subthreshold " Linear " Saturation!
More informationII III IV V VI B C N. Al Si P S. Zn Ga Ge As Se Cd In Sn Sb Te. Silicon (Si) the dominating material in IC manufacturing
II III IV V VI B N Al Si P S Zn Ga Ge As Se d In Sn Sb Te Silicon (Si) the dominating material in I manufacturing ompound semiconductors III - V group: GaAs GaN GaSb GaP InAs InP InSb... The Energy Band
More informationVLSI Design The MOS Transistor
VLSI Design The MOS Transistor Frank Sill Torres Universidade Federal de Minas Gerais (UFMG), Brazil VLSI Design: CMOS Technology 1 Outline Introduction MOS Capacitor nmos I-V Characteristics pmos I-V
More informationAn Analytical Model for a Gate-Induced-Drain-Leakage Current in a Buried-Channel PMOSFET
Journal of the Korean Physical Society, Vol. 4, No. 5, November 00, pp. 86 867 An Analytical Model for a Gate-Induced-Drain-Leakage Current in a Buried-Channel PMOSFET Seong-Ho Kim, Sung-Eun Kim, Joo-Han
More informationP. R. Nelson 1 ECE418 - VLSI. Midterm Exam. Solutions
P. R. Nelson 1 ECE418 - VLSI Midterm Exam Solutions 1. (8 points) Draw the cross-section view for A-A. The cross-section view is as shown below.. ( points) Can you tell which of the metal1 regions is the
More informationLecture 12: MOS Capacitors, transistors. Context
Lecture 12: MOS Capacitors, transistors Context In the last lecture, we discussed PN diodes, and the depletion layer into semiconductor surfaces. Small signal models In this lecture, we will apply those
More informationN Channel MOSFET level 3
N Channel MOSFET level 3 mosn3 NSource NBulk NSource NBulk NSource NBulk NSource (a) (b) (c) (d) NBulk Figure 1: MOSFET Types Form: mosn3: instance name n 1 n n 3 n n 1 is the drain node, n is the gate
More informationEE105 - Fall 2005 Microelectronic Devices and Circuits
EE105 - Fall 005 Microelectronic Devices and Circuits ecture 7 MOS Transistor Announcements Homework 3, due today Homework 4 due next week ab this week Reading: Chapter 4 1 ecture Material ast lecture
More informationECE 342 Electronic Circuits. 3. MOS Transistors
ECE 342 Electronic Circuits 3. MOS Transistors Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jschutt@emlab.uiuc.edu 1 NMOS Transistor Typically L = 0.1 to 3 m, W = 0.2 to
More informationSemiconductor Physics Problems 2015
Semiconductor Physics Problems 2015 Page and figure numbers refer to Semiconductor Devices Physics and Technology, 3rd edition, by SM Sze and M-K Lee 1. The purest semiconductor crystals it is possible
More informationSimple and accurate modeling of the 3D structural variations in FinFETs
Simple and accurate modeling of the 3D structural variations in FinFETs Donghu Kim Electrical Engineering Program Graduate school of UNIST 2013 Simple and accurate modeling of the 3D structural variations
More informationCHAPTER 5 EFFECT OF GATE ELECTRODE WORK FUNCTION VARIATION ON DC AND AC PARAMETERS IN CONVENTIONAL AND JUNCTIONLESS FINFETS
98 CHAPTER 5 EFFECT OF GATE ELECTRODE WORK FUNCTION VARIATION ON DC AND AC PARAMETERS IN CONVENTIONAL AND JUNCTIONLESS FINFETS In this chapter, the effect of gate electrode work function variation on DC
More informationChapter 4 Field-Effect Transistors
Chapter 4 Field-Effect Transistors Microelectronic Circuit Design Richard C. Jaeger Travis N. Blalock 5/5/11 Chap 4-1 Chapter Goals Describe operation of MOSFETs. Define FET characteristics in operation
More informationModeling and Parameter Extraction Technique for Uni-Directional HV MOS Devices
412 PAPER Special Section of Selected Papers from the 12th Workshop on Circuits and Systems in Karuizawa Modeling and Parameter Extraction Technique for Uni-Directional HV MOS Devices Takao MYONO, Member,
More informationEECS130 Integrated Circuit Devices
EECS130 Integrated Circuit Devices Professor Ali Javey 10/30/2007 MOSFETs Lecture 4 Reading: Chapter 17, 19 Announcements The next HW set is due on Thursday. Midterm 2 is next week!!!! Threshold and Subthreshold
More informationRFIC2017 MO2B-2. A Simplified CMOS FET Model using Surface Potential Equations For Inter-modulation Simulations of Passive-Mixer-Like Circuits
A Simplified CMOS FET Model using Surface Potential Equations For Inter-modulation Simulations of Passive-Mixer-Like Circuits M. Baraani Dastjerdi and H. Krishnaswamy CoSMIC Lab, Columbia University, New
More informationESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 4: January 29, 2019 MOS Transistor Theory, MOS Model Penn ESE 570 Spring 2019 Khanna Lecture Outline! CMOS Process Enhancements! Semiconductor
More informationBSIM3v3.2.2 MOSFET Model
BSIM3v3.. MOSFET Model Users Manual Weidong Liu, Xiaodong Jin, James Chen, Min-Chie Jeng, Zhihong Liu, Yuhua Cheng, Kai Chen, Mansun Chan, Kelvin Hui, Jianhui Huang, Robert Tu, Ping K. Ko and Chenming
More information! CMOS Process Enhancements. ! Semiconductor Physics. " Band gaps. " Field Effects. ! MOS Physics. " Cut-off. " Depletion.
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 4: January 3, 018 MOS Transistor Theory, MOS Model Lecture Outline! CMOS Process Enhancements! Semiconductor Physics " Band gaps " Field Effects!
More informationEE105 - Fall 2006 Microelectronic Devices and Circuits
EE105 - Fall 2006 Microelectronic Devices and Circuits Prof. Jan M. Rabaey (jan@eecs) Lecture 7: MOS Transistor Some Administrative Issues Lab 2 this week Hw 2 due on We Hw 3 will be posted same day MIDTERM
More informationPractice 3: Semiconductors
Practice 3: Semiconductors Digital Electronic Circuits Semester A 2012 VLSI Fabrication Process VLSI Very Large Scale Integration The ability to fabricate many devices on a single substrate within a given
More informationA Compact Analytical Modelling of the Electrical Characteristics of Submicron Channel MOSFETs
ROMANIAN JOURNAL OF INFORMATION SCIENCE AND TECHNOLOGY Volume 11, Number 4, 2008, 383 395 A Compact Analytical Modelling of the Electrical Characteristics of Submicron Channel MOSFETs Andrei SEVCENCO,
More informationMOSFET Physics: The Long Channel Approximation
MOSFET Physics: The ong Channel Approximation A basic n-channel MOSFET (Figure 1) consists of two heavily-doped n-type regions, the Source and Drain, that comprise the main terminals of the device. The
More informationEE 560 MOS TRANSISTOR THEORY
1 EE 560 MOS TRANSISTOR THEORY PART 1 TWO TERMINAL MOS STRUCTURE V G (GATE VOLTAGE) 2 GATE OXIDE SiO 2 SUBSTRATE p-type doped Si (N A = 10 15 to 10 16 cm -3 ) t ox V B (SUBSTRATE VOLTAGE) EQUILIBRIUM:
More informationLecture 12: MOSFET Devices
Lecture 12: MOSFET Devices Gu-Yeon Wei Division of Engineering and Applied Sciences Harvard University guyeon@eecs.harvard.edu Wei 1 Overview Reading S&S: Chapter 5.1~5.4 Supplemental Reading Background
More informationCHAPTER 3: Unified I-V Model
CHAPTER 3: Unified - Model The development of separate model expressions for such device operation regimes as subthreshold and strong inversion were discussed in Chapter 2. Although these expressions can
More informationLecture 28 - The Long Metal-Oxide-Semiconductor Field-Effect Transistor (cont.) April 18, 2007
6.720J/3.43J - Integrated Microelectronic Devices - Spring 2007 Lecture 28-1 Lecture 28 - The Long Metal-Oxide-Semiconductor Field-Effect Transistor (cont.) April 18, 2007 Contents: 1. Second-order and
More informationLong-channel MOSFET IV Corrections
Long-channel MOSFET IV orrections Three MITs of the Day The body ect and its influence on long-channel V th. Long-channel subthreshold conduction and control (subthreshold slope S) Scattering components
More informationECE-305: Fall 2017 MOS Capacitors and Transistors
ECE-305: Fall 2017 MOS Capacitors and Transistors Pierret, Semiconductor Device Fundamentals (SDF) Chapters 15+16 (pp. 525-530, 563-599) Professor Peter Bermel Electrical and Computer Engineering Purdue
More informationScaling Issues in Planar FET: Dual Gate FET and FinFETs
Scaling Issues in Planar FET: Dual Gate FET and FinFETs Lecture 12 Dr. Amr Bayoumi Fall 2014 Advanced Devices (EC760) Arab Academy for Science and Technology - Cairo 1 Outline Scaling Issues for Planar
More informationMOSFET SCALING ECE 663
MOSFET SCALING Scaling of switches Moore s Law economics Moore s Law - #DRAM Bits per chip doubles every 18 months ~5% bigger chips/wafers ~5% design improvements ~50 % Lithography ability to print smaller
More informationEE5311- Digital IC Design
EE5311- Digital IC Design Module 1 - The Transistor Janakiraman V Assistant Professor Department of Electrical Engineering Indian Institute of Technology Madras Chennai October 28, 2017 Janakiraman, IITM
More informationNONLOCAL effects are becoming more and more
IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 44, NO. 5, MAY 1997 841 Modeling Effects of Electron-Velocity Overshoot in a MOSFET J. B. Roldán, F. Gámiz, Member, IEEE, J. A. López-Villanueva, Member, IEEE,
More information! CMOS Process Enhancements. ! Semiconductor Physics. " Band gaps. " Field Effects. ! MOS Physics. " Cut-off. " Depletion.
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 4: January 9, 019 MOS Transistor Theory, MOS Model Lecture Outline CMOS Process Enhancements Semiconductor Physics Band gaps Field Effects
More informationSILICON-ON-INSULATOR (SOI) technology has been regarded
IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 53, NO. 10, OCTOBER 2006 2559 Analysis of the Gate Source/Drain Capacitance Behavior of a Narrow-Channel FD SOI NMOS Device Considering the 3-D Fringing Capacitances
More informationChapter 2 CMOS Transistor Theory. Jin-Fu Li Department of Electrical Engineering National Central University Jungli, Taiwan
Chapter 2 CMOS Transistor Theory Jin-Fu Li Department of Electrical Engineering National Central University Jungli, Taiwan Outline Introduction MOS Device Design Equation Pass Transistor Jin-Fu Li, EE,
More informationHot-Carrier Reliability Comparison for pmosfets With Ultrathin Silicon-Nitride and Silicon-Oxide Gate Dielectrics
158 IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, VOL. 1, NO. 3, SEPTEMBER 2001 Hot-Carrier Reliability Comparison for pmosfets With Ultrathin Silicon-Nitride and Silicon-Oxide Gate Dielectrics
More informationSection 12: Intro to Devices
Section 12: Intro to Devices Extensive reading materials on reserve, including Robert F. Pierret, Semiconductor Device Fundamentals EE143 Ali Javey Bond Model of Electrons and Holes Si Si Si Si Si Si Si
More informationEE 560 MOS TRANSISTOR THEORY PART 2. Kenneth R. Laker, University of Pennsylvania
1 EE 560 MOS TRANSISTOR THEORY PART nmos TRANSISTOR IN LINEAR REGION V S = 0 V G > V T0 channel SiO V D = small 4 C GC C BC substrate depletion region or bulk B p nmos TRANSISTOR AT EDGE OF SATURATION
More information1 Name: Student number: DEPARTMENT OF PHYSICS AND PHYSICAL OCEANOGRAPHY MEMORIAL UNIVERSITY OF NEWFOUNDLAND. Fall :00-11:00
1 Name: DEPARTMENT OF PHYSICS AND PHYSICAL OCEANOGRAPHY MEMORIAL UNIVERSITY OF NEWFOUNDLAND Final Exam Physics 3000 December 11, 2012 Fall 2012 9:00-11:00 INSTRUCTIONS: 1. Answer all seven (7) questions.
More informationMicroelectronics Part 1: Main CMOS circuits design rules
GBM8320 Dispositifs Médicaux telligents Microelectronics Part 1: Main CMOS circuits design rules Mohamad Sawan et al. Laboratoire de neurotechnologies Polystim! http://www.cours.polymtl.ca/gbm8320/! med-amine.miled@polymtl.ca!
More informationThe Intrinsic Silicon
The Intrinsic ilicon Thermally generated electrons and holes Carrier concentration p i =n i ni=1.45x10 10 cm-3 @ room temp Generally: n i = 3.1X10 16 T 3/2 e -1.21/2KT cm -3 T= temperature in K o (egrees
More informationLecture 10 MOSFET (III) MOSFET Equivalent Circuit Models
Lecture 10 MOSFET (III) MOSFET Equivalent Circuit Models Outline Lowfrequency smallsignal equivalent circuit model Highfrequency smallsignal equivalent circuit model Reading Assignment: Howe and Sodini;
More informationMOS Transistor Theory
MOS Transistor Theory So far, we have viewed a MOS transistor as an ideal switch (digital operation) Reality: less than ideal EE 261 Krish Chakrabarty 1 Introduction So far, we have treated transistors
More informationECE 546 Lecture 10 MOS Transistors
ECE 546 Lecture 10 MOS Transistors Spring 2018 Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jesa@illinois.edu NMOS Transistor NMOS Transistor N-Channel MOSFET Built on p-type
More information! PN Junction. ! MOS Transistor Topology. ! Threshold. ! Operating Regions. " Resistive. " Saturation. " Subthreshold (next class)
ESE370: ircuitlevel Modeling, Design, and Optimization for Digital Systems Lec 7: September 20, 2017 MOS Transistor Operating Regions Part 1 Today! PN Junction! MOS Transistor Topology! Threshold! Operating
More informationPhilips Research apple PHILIPS
c Electronics N.V. 1997 Modelling Compact of Submicron CMOS D.B.M. Klaassen Research Laboratories The Netherlands Eindhoven, contents accuracy and benchmark criteria new applications í RF modelling advanced
More informationSection 12: Intro to Devices
Section 12: Intro to Devices Extensive reading materials on reserve, including Robert F. Pierret, Semiconductor Device Fundamentals Bond Model of Electrons and Holes Si Si Si Si Si Si Si Si Si Silicon
More informationQuantitative MOSFET. Step 1. Connect the MOS capacitor results for the electron charge in the inversion layer Q N to the drain current.
Quantitative MOSFET Step 1. Connect the MOS capacitor results for the electron charge in the inversion layer Q N to the drain current. V DS _ n source polysilicon gate y = y * 0 x metal interconnect to
More informationSOI/SOTB Compact Models
MOS-AK 2017 An Overview of the HiSIM SOI/SOTB Compact Models Marek Mierzwinski*, Dondee Navarro**, and Mitiko Miura-Mattausch** *Keysight Technologies **Hiroshima University Agenda Introduction Model overview
More informationFinal Examination EE 130 December 16, 1997 Time allotted: 180 minutes
Final Examination EE 130 December 16, 1997 Time allotted: 180 minutes Problem 1: Semiconductor Fundamentals [30 points] A uniformly doped silicon sample of length 100µm and cross-sectional area 100µm 2
More informationIntroduction and Background
Analog CMOS Integrated Circuit Design Introduction and Background Dr. Jawdat Abu-Taha Department of Electrical and Computer Engineering Islamic University of Gaza jtaha@iugaza.edu.ps 1 Marking Assignments
More informationFIELD-EFFECT TRANSISTORS
FIEL-EFFECT TRANSISTORS 1 Semiconductor review 2 The MOS capacitor 2 The enhancement-type N-MOS transistor 3 I-V characteristics of enhancement MOSFETS 4 The output characteristic of the MOSFET in saturation
More informationAnalysis of MOS Cross-Coupled LC-Tank Oscillators using Short-Channel Device Equations
Analysis of MOS Cross-Coupled C-Tank Oscillators using Short-Channel Device Equations Makram M. Mansour Mohammad M. Mansour Amit Mehrotra Berkeley Design Automation American University of Beirut University
More information