Lecture 4: CMOS Transistor Theory


 Gerard Marsh
 5 years ago
 Views:
Transcription
1 Introduction to CMOS VLSI Design Lecture 4: CMOS Transistor Theory David Harris, Harvey Mudd College Kartik Mohanram and Steven Levitan University of Pittsburgh
2 Outline q Introduction q MOS Capacitor q nmos IV Characteristics q pmos IV Characteristics q Gate and Diffusion Capacitance q Pass Transistors q RC Delay Models 3: CMOS Transistor Theory CMOS VLSI Design Slide 2
3 Introduction q So far, we have treated transistors as ideal switches q An ON transistor passes a finite amount of current Depends on terminal voltages Derive currentvoltage (IV) relationships q Transistor gate, source, drain all have capacitance I = C (ΔV/Δt) > Δt = (C/I) ΔV Capacitance and current determine speed q Also explore what a degraded level really means 3: CMOS Transistor Theory CMOS VLSI Design Slide 3
4 MOS Transistors  Types and Symbols D D G G S NMOS Enhancement NMOS D S Depletion D G G B PMOS S Enhancement S NMOS with Bulk Contact Digital Integrated Circuits 2nd Devices
5 The MOS Transistor Polysilicon Aluminum Digital Integrated Circuits 2nd Devices
6 Controlling current flow in an nfet. Digital Integrated Circuits 2nd Introduction to Circuits, Fourth Edition by Peter Uyemura, Devices Copyright 2004 John Wiley & Sons. All rights reserved.
7 Controlling current flow in a pfet. Digital Integrated Circuits 2nd Introduction to Circuits, Fourth Edition by Peter Uyemura, Devices Copyright 2004 John Wiley & Sons. All rights reserved.
8 What is a Transistor? A Switch! A MOS Transistor V GS V T R o n V GS S D Digital Integrated Circuits 2nd Devices
9 IV Curves Current (I) vs. Voltage (V) I = f(v) 6 x I D (A) Resistor I = V/R Diode I = Is*exp(k*VVt) V DS MOS I = f(vgs, Vds)
10 Terminal Voltages q Mode of operation depends on V g, V d, V s V gs = V g V s V gd = V g V d V gs  + V g + V gd  q q q V ds = V d V s = V gs  V V gd s Source and drain are symmetric diffusion terminals By convention, source is terminal at lower voltage Hence V ds 0 nmos body is grounded. First assume source is 0 too. Three regions of operation Cutoff Linear Saturation  V + ds V d 3: CMOS Transistor Theory CMOS VLSI Design Slide 10
11 MOS Capacitor q Gate and body form MOS capacitor q Operating modes Accumulation Depletion Inversion In general, MOS gate capacitance is not constant (a) (b) V g < polysilicon gate silicon dioxide insulator ptype body 0 < V g < V t depletion region V g > V t +  inversion region depletion region (c) 3: CMOS Transistor Theory CMOS VLSI Design Slide 11
12 MOS Transistors Operating regions Digital Integrated Circuits 2nd Devices Copyright 2005 Pearson AddisonWesley. All rights reserved.
13 nmos Cutoff q No channel q I ds = 0 d V gs = g +  V gd g s n+ n+ d s ptype body b 3: CMOS Transistor Theory CMOS VLSI Design Slide 13
14 nmos Linear q Channel forms q Current flows from d to s e  from s to d q I ds increases with V ds q Similar to linear resistor g s d V gs > V t V gs > V t V gd = V gs n+ n+ V ds = 0 ptype body b +  s s g g +  V gs > V gd > V t n+ n+ 0 < V ds < V gs V t ptype body b d d I ds 3: CMOS Transistor Theory CMOS VLSI Design Slide 14
15 Linear Region V gs >V t & V gd >V t S V GS G V DS D I D I ds n + V(x) + n + V gd L psubstrate x V gs R Positive Charge on Gate: Channel exists, Current Flows since V ds > 0 I ds = k (W/L)((V gs V t )V ds V ds2 /2) B I ds I=V/R R= 1/(k (W/L)(V gs V t )) V ds Digital Integrated Circuits 2nd Devices
16 nmos Saturation q Channel pinches off q I ds independent of V ds q We say current saturates q Similar to current source g d V gs > V t +  s g +  V gd < V t d I ds s n+ n+ ptype body b V ds > V gs V t 3: CMOS Transistor Theory CMOS VLSI Design Slide 16
17 Saturation: V gs >V t & V gd <V t V GS I ds S G V DS > V GS  V T D V gd I ds n+  V GS  V T + n+ V gs Positive Charge on Gate: Channel exists, Current Flows since V ds > 0 But: channel is pinched off I ds = (k /2)(W/L)(V gs V t ) 2 Digital Integrated Circuits 2nd Devices
18 IV Characteristics q In Linear region, I ds depends on How much charge is in the channel? How fast is the charge moving? 3: CMOS Transistor Theory CMOS VLSI Design Slide 18
19 MOS Transistors Regions Transitions Digital Integrated Circuits 2nd Devices Copyright 2005 Pearson AddisonWesley. All rights reserved.
20 Channel Charge q MOS structure looks like parallel plate capacitor while operating in inversion Gate oxide channel q Q channel = gate t ox L n+ n+ ptype body polysilicon gate W SiO2 gate oxide (good insulator, ε ox = 3.9) V g + + source V gs C g V gd drain   channel n+  + n+ V s V ds ptype body V d 3: CMOS Transistor Theory CMOS VLSI Design Slide 20
21 Channel Charge q MOS structure looks like parallel plate capacitor while operating in inversion Gate oxide channel q Q channel = CV q C = gate t ox L n+ n+ ptype body polysilicon gate W SiO2 gate oxide (good insulator, ε ox = 3.9) V g + + source V gs C g V gd drain   channel n+  + n+ V s V ds ptype body V d 3: CMOS Transistor Theory CMOS VLSI Design Slide 21
22 Channel Charge q MOS structure looks like parallel plate capacitor while operating in inversion Gate oxide channel q Q channel = CV q C = C g = ε ox WL/t ox = C ox WL q V = C ox = ε ox / t ox C ox = 8.6*fF/um 2 gate t ox L n+ n+ ptype body polysilicon gate W SiO2 gate oxide (good insulator, ε ox = 3.9) V g + + source V gs C g V gd drain   channel n+  + n+ V s V ds ptype body V d 3: CMOS Transistor Theory CMOS VLSI Design Slide 22
23 Channel Charge q MOS structure looks like parallel plate capacitor while operating in inversion Gate oxide channel q Q channel = CV q C = C g = ε ox WL/t ox = C ox WL q V = V gc V t = (V gs V ds /2) V t C ox = ε ox / t ox gate t ox L n+ n+ ptype body polysilicon gate W SiO2 gate oxide (good insulator, ε ox = 3.9) V g + + source V gs C g V gd drain   channel n+  + n+ V s V ds ptype body V d 3: CMOS Transistor Theory CMOS VLSI Design Slide 23
24 Carrier velocity q Charge is carried by e q Carrier velocity v proportional to lateral Efield between source and drain q v = 3: CMOS Transistor Theory CMOS VLSI Design Slide 24
25 Carrier velocity q Charge is carried by e q Carrier velocity v proportional to lateral Efield between source and drain q v = µe µ called mobility q E = 3: CMOS Transistor Theory CMOS VLSI Design Slide 25
26 Carrier velocity q Charge is carried by e q Carrier velocity v proportional to lateral Efield between source and drain q v = µe µ called mobility q E = V ds /L q Time for carrier to cross channel: t = 3: CMOS Transistor Theory CMOS VLSI Design Slide 26
27 Carrier velocity q Charge is carried by e q Carrier velocity v proportional to lateral Efield between source and drain q v = µe µ called mobility q E = V ds /L q Time for carrier to cross channel: t = L / v 3: CMOS Transistor Theory CMOS VLSI Design Slide 27
28 nmos Linear IV q Now we know How much charge Q channel is in the channel I ds = How much time t each carrier takes to cross 3: CMOS Transistor Theory CMOS VLSI Design Slide 28
29 nmos Linear IV q Now we know How much charge Q channel is in the channel I ds How much time t each carrier takes to cross = = Q channel t 3: CMOS Transistor Theory CMOS VLSI Design Slide 29
30 nmos Linear IV q Now we know How much charge Q channel is in the channel I ds How much time t each carrier takes to cross Qchannel = t W V = µ C V V V L V = β V ds gs V t V 2 ds ds ox gs t 2 ds W β = µcox L 3: CMOS Transistor Theory CMOS VLSI Design Slide 30
31 Computed Curves Linear Resistor Vgs = 5v Vgs = 4.5v Vgs = 4.0v Digital Integrated Circuits 2nd Devices
32 nmos Saturation IV q If V gd < V t, channel pinches off near drain When V ds > V dsat = V gs V t q Now drain voltage no longer increases current I ds = 3: CMOS Transistor Theory CMOS VLSI Design Slide 32
33 nmos Saturation IV q If V gd < V t, channel pinches off near drain When V ds > V dsat = V gs V t q Now drain voltage no longer increases current V I = β V V dsat V 2 ds gs t dsat 3: CMOS Transistor Theory CMOS VLSI Design Slide 33
34 nmos Saturation IV q If V gd < V t, channel pinches off near drain When V ds > V dsat = V gs V t q Now drain voltage no longer increases current V I = β V V dsat V 2 β = ( V ) 2 gs Vt 2 ds gs t dsat 3: CMOS Transistor Theory CMOS VLSI Design Slide 34
35 Computed Curves Linear Resistor Vgs = 5v Vgs = 4.5v Vgs = 4.0v 3: CMOS Transistor Theory CMOS VLSI Design Slide 35
36 nmos IV Summary q Shockley 1 st order transistor models 0 Vgs < V V I = β V V ds V V V 2 < β ( V V ) 2 V > V 2 ds gs t ds ds dsat gs t ds dsat t cutoff linear saturation 3: CMOS Transistor Theory CMOS VLSI Design Slide 36
37 Example q We will be using a µm process for your project From TSMC Semiconductor t ox = 40 Å µ = 180 cm 2 /V*s V t = 0.4 V q Plot I ds vs. V ds V gs = 0, 0.3,, 1.8 Use W/L = 4/2 λ 14 W W W β = µ Cox = ( ) 120 µ A/ V 8 L = L L 2 3: CMOS Transistor Theory CMOS VLSI Design Slide 37
38 pmos IV q All dopings and voltages are inverted for pmos q Mobility µ p is determined by holes Typically 23x lower than that of electrons µ n q Thus pmos must be wider to provide same current Often, assume µ n / µ p = 2 3: CMOS Transistor Theory CMOS VLSI Design Slide 38
39 CurrentVoltage Relations LongChannel Device Cutoff (V GS V T < 0) no current (not really) Digital Integrated Circuits 2nd Devices
40 I D versus V DS short channel device I D (A) 6 x VGS= 2.5 V Resistive Saturation VGS= 2.0 V V DS = V GS  V T VGS= 1.5 V I D (A) x 10 VGS= 2.5 V VGS= 2.0 V VGS= 1.5 V 1 VGS= 1.0 V 0.5 VGS= 1.0 V V DS (V) Long Channel V DS (V) Short Channel Digital Integrated Circuits 2nd Devices
41 Rabaey s unified model for manual analysis G S D B Digital Integrated Circuits 2nd Devices
42 Transistor Model for Manual Analysis Digital Integrated Circuits 2nd Devices
43 Simple Model versus SPICE 2.5 x 104 V DS =V DSAT Velocity Saturated I D (A) 1 Linear 0.5 V DSAT =V GT V DS =V GT Saturated V DS (V) Digital Integrated Circuits 2nd Devices
44 Even Simpler: The Transistor as a Switch V GS V T R o n S I D D V GS = V DD R mid R 0 V DD /2 V DD V DS Digital Integrated Circuits 2nd Devices
45 The Transistor as a Switch This week s Lab find R eq for our TSMC 180nm process Digital Integrated Circuits 2nd Devices
46 Saturation Effects Discharge of 1pf capacitor, with Vgs of 3,4,5 volts. Also, 12k resistor. d g Which is the resistor? s Digital Integrated Circuits 2nd Devices
47 More on Capacitance q Any two conductors separated by an insulator have capacitance q Gate to channel capacitor is very important Creates channel charge necessary for operation q Source and drain have capacitance to body Across reversebiased diodes Called diffusion capacitance because it is associated with source/drain diffusion 3: CMOS Transistor Theory CMOS VLSI Design Slide 47
48 Gate Capacitance q Approximate channel as connected to source q C gs = ε ox WL/t ox = C ox WL = C permicron W q C permicron is typically about 2 ff/µm polysilicon gate W t ox L n+ n+ ptype body SiO2 gate oxide (good insulator, ε ox = 3.9ε 0 ) 3: CMOS Transistor Theory CMOS VLSI Design Slide 48
49 The Gate Capacitance Polysilicon gate Source n + x d x d W Drain n + L d Top view Gatebulk overlap t ox Gate oxide n + L n + Cross section Digital Integrated Circuits 2nd Devices
50 Dynamic Behavior of MOS Transistor G C GS C GD S D C SB C GB C DB B Digital Integrated Circuits 2nd Devices
51 Physical visualization of FET capacitances Digital Integrated Circuits 2nd Introduction to Circuits, Fourth Edition by Peter Uyemura, Devices Copyright 2004 John Wiley & Sons. All rights reserved.
52 MOS Capacitances Behavior! Digital Integrated Circuits 2nd Devices Copyright 2005 Pearson AddisonWesley. All rights reserved.
53 Gate Capacitance Behavior G G G S C GC C GC C GC D S D S D Cutoff Resistive Saturation Most important regions in digital design: saturation and cutoff Digital Integrated Circuits 2nd Devices
54 Measuring the Gate Cap I V GS Gate Capacitance (F) V GS (V) Digital Integrated Circuits 2nd Devices
55 Diffusion Capacitance q C sb, C db q Undesirable, called parasitic capacitance q Capacitance depends on area and perimeter Use small diffusion nodes Comparable to C g for contacted diff ½ C g for uncontacted Varies with process 3: CMOS Transistor Theory CMOS VLSI Design Slide 55
56 Diffusion Capacitance Channelstop implant N A 1 Side wall W Source N D Bottom x j Side wall L S Substrate N A Channel Digital Integrated Circuits 2nd Devices
57 Calculation of the FET junction capacitance Digital Integrated Circuits 2nd Introduction to Circuits, Fourth Edition by Peter Uyemura, Devices Copyright 2004 John Wiley & Sons. All rights reserved.
58 Capacitances in 0.25 µm CMOS process Values for a Typical Device: Digital Integrated Circuits 2nd Devices
59 Parasitic Resistances G Polysilicon gate L D Drain contact V GS,eff S D W R S R D Drain Digital Integrated Circuits 2nd Devices
60 Final construction of the nfet RC model C G Digital Integrated Circuits 2nd Introduction to Circuits, Fourth Edition by Peter Uyemura, Devices Copyright 2004 John Wiley & Sons. All rights reserved.
61 Latchup V DD V DD p + n + n + p + p + n + R nwell psource nwell R nwell R psubs psubstrate nsource R psubs (a) Origin of latchup (b) Equivalent circuit Digital Integrated Circuits 2nd Devices
62 Summary of MOSFET Operating Regions q Strong Inversion V GS > V T Linear (Resistive) V DS < V DSAT Saturated (Constant Current) V DS V DSAT q Weak Inversion (SubThreshold) V GS V T Exponential in V GS with linear V DS dependence Digital Integrated Circuits 2nd Devices
63 SPICE MODELS Level 1: Long Channel Equations  Very Simple Level 2: Physical Model  Includes Velocity Saturation and Threshold Variations Level 3: SemiEmperical  Based on curve fitting to measured devices Level 4 (BSIM): Emperical  Simple and Popular Digital Integrated Circuits 2nd Devices
64 Main MOS SPICE Parameters Digital Integrated Circuits 2nd Devices
65 SPICE Parameters for Parasitics Digital Integrated Circuits 2nd Devices
66 SPICE Transistors Parameters Digital Integrated Circuits 2nd Devices
67 Circuit Simulation Model of CMOS Inverter Digital Integrated Circuits 2nd Devices
68 Pass Transistors q We have assumed source is grounded q What if source > 0? e.g. pass transistor passing V DD V DD V DD Digital 3: Integrated CMOS Circuits Transistor Theory Slide 68 2nd Devices
69 Pass Transistors q We have assumed source is grounded q What if source > 0? e.g. pass transistor passing V DD V DD V DD q V g = V DD If V s > V DD V t, V gs < V t Hence transistor would turn itself off q nmos pass transistors pull no higher than V DD V tn Called a degraded 1 Approach degraded value slowly (low I ds ) q pmos pass transistors pull no lower than V tp Digital 3: Integrated CMOS Circuits Transistor Theory Slide 69 2nd Devices
70 Pass Transistor Ckts V DD V DD V DD V DD V DD V DD V DD V DD V SS Digital 3: Integrated CMOS Circuits Transistor Theory Slide 70 2nd Devices
71 Pass Transistor Ckts V DD V DD V DD V DD V DD V DD Vs = V DD V tn VDD Vtn VDDVtn V DD V tn V s = V tp V DD V DD V tn V DD V DD 2V tn V SS Digital 3: Integrated CMOS Circuits Transistor Theory Slide 71 2nd Devices
72 Effective Resistance q Shockley models have limited value Not accurate enough for modern transistors Too complicated for much hand analysis q Simplification: treat transistor as resistor Replace I ds (V ds, V gs ) with effective resistance R I ds = V ds /R R averaged across switching of digital gate q Too inaccurate to predict current at any given time But good enough to predict RC delay Digital 3: Integrated CMOS Circuits Transistor Theory Slide 72 2nd Devices
73 RC Delay Model q Use equivalent circuits for MOS transistors Ideal switch + capacitance and ON resistance Unit nmos has resistance R, capacitance C Unit pmos has resistance 2R, capacitance C q Capacitance proportional to width q Resistance inversely proportional to width g d k s g R/k kc d s kc kc g d k s g s kc 2R/k kc kc d Digital 3: Integrated CMOS Circuits Transistor Theory Slide 73 2nd Devices
74 RC Values q Capacitance C = C g = C s = C d = 2 ff/µm of gate width Values similar across many processes q Resistance R 6 KΩ*µm in 0.6um process Improves with shorter channel lengths q Unit transistors May refer to minimum contacted device (4/2 λ) Or maybe 1 µm wide device Doesn t matter as long as you are consistent Digital 3: Integrated CMOS Circuits Transistor Theory Slide 74 2nd Devices
75 Inverter Delay Estimate q Estimate the delay of a fanoutof1 inverter A 2 1 Y 2 1 Digital 3: Integrated CMOS Circuits Transistor Theory Slide 75 2nd Devices
76 Inverter Delay Estimate q Estimate the delay of a fanoutof1 2C inverter R A 2 1 Y 2 1 R 2C C Y 2C C C Digital 3: Integrated CMOS Circuits Transistor Theory Slide 76 2nd Devices
77 Inverter Delay Estimate q Estimate the delay of a fanoutof1 2C inverter R A 2 1 Y 2 1 R 2C C Y 2C C R 2C C 2C C C Digital 3: Integrated CMOS Circuits Transistor Theory Slide 77 2nd Devices
78 Inverter Delay Estimate q Estimate the delay of a fanoutof1 2C inverter R A 2 1 Y 2 1 R 2C C Y 2C C R 2C C 2C C C d = 6RC Digital 3: Integrated CMOS Circuits Transistor Theory Slide 78 2nd Devices
Introduction to CMOS VLSI. Chapter 2: CMOS Transistor Theory. Harris, 2004 Updated by Li Chen, Outline
Introduction to MOS VLSI Design hapter : MOS Transistor Theory copyright@david Harris, 004 Updated by Li hen, 010 Outline Introduction MOS apacitor nmos IV haracteristics pmos IV haracteristics Gate and
More informationMOS Transistor Theory
MOS Transistor Theory So far, we have viewed a MOS transistor as an ideal switch (digital operation) Reality: less than ideal EE 261 Krish Chakrabarty 1 Introduction So far, we have treated transistors
More informationDevice Models (PN Diode, MOSFET )
Device Models (PN Diode, MOSFET ) Instructor: Steven P. Levitan steve@ece.pitt.edu TA: Gayatri Mehta, José Martínez Book: Digital Integrated Circuits: A Design Perspective; Jan Rabaey Lab Notes: Handed
More informationDevice Models (PN Diode, MOSFET )
Device Models (PN Diode, MOSFET ) Instructor: Steven P. Levitan steve@ece.pitt.edu TA: Gayatri Mehta, José Martínez Book: Digital Integrated Circuits: A Design Perspective; Jan Rabaey Lab Notes: Handed
More informationLecture 3: CMOS Transistor Theory
Lecture 3: CMOS Transistor Theory Outline Introduction MOS Capacitor nmos IV Characteristics pmos IV Characteristics Gate and Diffusion Capacitance 2 Introduction So far, we have treated transistors
More informationMOS Transistor IV Characteristics and Parasitics
ECEN454 Digital Integrated Circuit Design MOS Transistor IV Characteristics and Parasitics ECEN 454 Facts about Transistors So far, we have treated transistors as ideal switches An ON transistor passes
More informationLecture 5: CMOS Transistor Theory
Lecture 5: CMOS Transistor Theory Slides courtesy of Deming Chen Slides based on the initial set from David Harris CMOS VLSI Design Outline q q q q q q q Introduction MOS Capacitor nmos IV Characteristics
More informationThe Devices. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002
Digital Integrated Circuits A Design Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic The Devices July 30, 2002 Goal of this chapter Present intuitive understanding of device operation Introduction
More informationChapter 2 CMOS Transistor Theory. JinFu Li Department of Electrical Engineering National Central University Jungli, Taiwan
Chapter 2 CMOS Transistor Theory JinFu Li Department of Electrical Engineering National Central University Jungli, Taiwan Outline Introduction MOS Device Design Equation Pass Transistor JinFu Li, EE,
More informationVLSI Design The MOS Transistor
VLSI Design The MOS Transistor Frank Sill Torres Universidade Federal de Minas Gerais (UFMG), Brazil VLSI Design: CMOS Technology 1 Outline Introduction MOS Capacitor nmos IV Characteristics pmos IV
More informationMOSFET: Introduction
E&CE 437 Integrated VLSI Systems MOS Transistor 1 of 30 MOSFET: Introduction Metal oxide semiconductor field effect transistor (MOSFET) or MOS is widely used for implementing digital designs Its major
More informationMOS Transistor Theory MOSFET Symbols Current Characteristics of MOSFET. MOS Symbols and Characteristics. nmos Enhancement Transistor
MOS Transistor Theory MOSFET Symbols Current Characteristics of MOSFET Calculation of t and Important 2 nd Order Effects SmallSignal Signal MOSFET Model Summary Material from: CMOS LSI Design By Weste
More informationMOS Transistor Theory
CHAPTER 3 MOS Transistor Theory Outline 2 1. Introduction 2. Ideal IV Characteristics 3. Nonideal IV Effects 4. CV Characteristics 5. DC Transfer Characteristics 6. Switchlevel RC Delay Models MOS
More informationLecture 12 CMOS Delay & Transient Response
EE 471: Transport Phenomena in Solid State Devices Spring 2018 Lecture 12 CMOS Delay & Transient Response Bryan Ackland Department of Electrical and Computer Engineering Stevens Institute of Technology
More informationThe Devices. Jan M. Rabaey
The Devices Jan M. Rabaey Goal of this chapter Present intuitive understanding of device operation Introduction of basic device equations Introduction of models for manual analysis Introduction of models
More informationCMPEN 411 VLSI Digital Circuits. Lecture 03: MOS Transistor
CMPEN 411 VLSI Digital Circuits Lecture 03: MOS Transistor Kyusun Choi [Adapted from Rabaey s Digital Integrated Circuits, Second Edition, 2003 J. Rabaey, A. Chandrakasan, B. Nikolic] CMPEN 411 L03 S.1
More informationThe Devices: MOS Transistors
The Devices: MOS Transistors References: Semiconductor Device Fundamentals, R. F. Pierret, AddisonWesley Digital Integrated Circuits: A Design Perspective, J. Rabaey et.al. Prentice Hall NMOS Transistor
More informationDigital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. The Devices. July 30, Devices.
Digital Integrated Circuits A Design Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic The July 30, 2002 1 Goal of this chapter Present intuitive understanding of device operation Introduction
More informationLecture 5: DC & Transient Response
Lecture 5: DC & Transient Response Outline q Pass Transistors q DC Response q Logic Levels and Noise Margins q Transient Response q RC Delay Models q Delay Estimation 2 Activity 1) If the width of a transistor
More informationEE115C Winter 2017 Digital Electronic Circuits. Lecture 3: MOS RC Model, CMOS Manufacturing
EE115C Winter 2017 Digital Electronic Circuits Lecture 3: MOS RC Model, CMOS Manufacturing Agenda MOS Transistor: RC Model (pp. 104113) S R on D CMOS Manufacturing Process (pp. 3646) S S C GS G G C GD
More informationThe Devices. Devices
The The MOS Transistor Gate Oxyde Gate Source n+ Polysilicon Drain n+ FieldOxyde (SiO 2 ) psubstrate p+ stopper Bulk Contact CROSSSECTION of NMOS Transistor CrossSection of CMOS Technology MOS transistors
More informationEE105  Fall 2006 Microelectronic Devices and Circuits
EE105  Fall 2006 Microelectronic Devices and Circuits Prof. Jan M. Rabaey (jan@eecs) Lecture 7: MOS Transistor Some Administrative Issues Lab 2 this week Hw 2 due on We Hw 3 will be posted same day MIDTERM
More informationLecture 6: DC & Transient Response
Lecture 6: DC & Transient Response Slides courtesy of Deming Chen Slides based on the initial set from David Harris CMOS VLSI Design Outline Pass Transistors DC Response Logic Levels and Noise Margins
More informationIntegrated Circuits & Systems
Federal University of Santa Catarina Center for Technology Computer Science & Electronics Engineering Integrated Circuits & Systems INE 5442 Lecture 10 MOSFET part 1 guntzel@inf.ufsc.br ualwell TrenchIsolated
More informationEE105  Fall 2005 Microelectronic Devices and Circuits
EE105  Fall 005 Microelectronic Devices and Circuits ecture 7 MOS Transistor Announcements Homework 3, due today Homework 4 due next week ab this week Reading: Chapter 4 1 ecture Material ast lecture
More informationEEC 118 Lecture #2: MOSFET Structure and Basic Operation. Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation
EEC 118 Lecture #2: MOSFET Structure and Basic Operation Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation Announcements Lab 1 this week, report due next week Bring
More informationLecture 5: DC & Transient Response
Lecture 5: DC & Transient Response Outline Pass Transistors DC Response Logic Levels and Noise Margins Transient Response RC Delay Models Delay Estimation 2 Pass Transistors We have assumed source is grounded
More informationPractice 3: Semiconductors
Practice 3: Semiconductors Digital Electronic Circuits Semester A 2012 VLSI Fabrication Process VLSI Very Large Scale Integration The ability to fabricate many devices on a single substrate within a given
More informationThe Devices. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002
igital Integrated Circuits A esign Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic The evices July 30, 2002 Goal of this chapter Present intuitive understanding of device operation Introduction
More informationFig. 1 CMOS Transistor Circuits (a) Inverter Out = NOT In, (b) NORgate C = NOT (A or B)
1 Introduction to TransistorLevel Logic Circuits 1 By Prawat Nagvajara At the transistor level of logic circuits, transistors operate as switches with the logic variables controlling the open or closed
More informationEE5780 Advanced VLSI CAD
EE5780 Advanced VLSI CAD Lecture 4 DC and Transient Responses, Circuit Delays Zhuo Feng 4.1 Outline Pass Transistors DC Response Logic Levels and Noise Margins Transient Response RC Delay Models Delay
More informationDC and Transient. Courtesy of Dr. Daehyun Dr. Dr. Shmuel and Dr.
DC and Transient Courtesy of Dr. Daehyun Lim@WSU, Dr. Harris@HMC, Dr. Shmuel Wimer@BIU and Dr. Choi@PSU http://csce.uark.edu +1 (479) 575604 yrpeng@uark.edu Pass Transistors We have assumed source is
More informationLecture 11: MOS Transistor
Lecture 11: MOS Transistor Prof. Niknejad Lecture Outline Review: MOS Capacitors Regions MOS Capacitors (3.8 3.9) CV Curve Threshold Voltage MOS Transistors (4.1 4.3): Overview Crosssection and layout
More informationLecture 12: MOS Capacitors, transistors. Context
Lecture 12: MOS Capacitors, transistors Context In the last lecture, we discussed PN diodes, and the depletion layer into semiconductor surfaces. Small signal models In this lecture, we will apply those
More informationVLSI Design and Simulation
VLSI Design and Simulation Performance Characterization Topics Performance Characterization Resistance Estimation Capacitance Estimation Inductance Estimation Performance Characterization Inverter Voltage
More informationToday s lecture. EE141 Spring 2003 Lecture 4. Design Rules CMOS Inverter MOS Transistor Model
 Spring 003 Lecture 4 Design Rules CMOS Inverter MOS Transistor Model Today s lecture Design Rules The CMOS inverter at a glance An MOS transistor model for manual analysis Important! Labs start next
More informationChapter 4 FieldEffect Transistors
Chapter 4 FieldEffect Transistors Microelectronic Circuit Design Richard C. Jaeger Travis N. Blalock 5/5/11 Chap 41 Chapter Goals Describe operation of MOSFETs. Define FET characteristics in operation
More informationCMOS INVERTER. Last Lecture. Metrics for qualifying digital circuits. »Cost» Reliability» Speed (delay)»performance
CMOS INVERTER Last Lecture Metrics for qualifying digital circuits»cost» Reliability» Speed (delay)»performance 1 Today s lecture The CMOS inverter at a glance An MOS transistor model for manual analysis
More informationEE5311 Digital IC Design
EE5311 Digital IC Design Module 1  The Transistor Janakiraman V Assistant Professor Department of Electrical Engineering Indian Institute of Technology Madras Chennai October 28, 2017 Janakiraman, IITM
More informationMOS Transistor Properties Review
MOS Transistor Properties Review 1 VLSI Chip Manufacturing Process Photolithography: transfer of mask patterns to the chip Diffusion or ion implantation: selective doping of Si substrate Oxidation: SiO
More informationDC and Transient Responses (i.e. delay) (some comments on power too!)
DC and Transient Responses (i.e. delay) (some comments on power too!) Michael Niemier (Some slides based on lecture notes by David Harris) 1 Lecture 02  CMOS Transistor Theory & the Effects of Scaling
More informationECE 342 Electronic Circuits. Lecture 6 MOS Transistors
ECE 342 Electronic Circuits Lecture 6 MOS Transistors Jose E. SchuttAine Electrical & Computer Engineering University of Illinois jesa@illinois.edu 1 NMOS Transistor Typically L = 0.1 to 3 m, W = 0.2
More informationFIELDEFFECT TRANSISTORS
FIELEFFECT TRANSISTORS 1 Semiconductor review 2 The MOS capacitor 2 The enhancementtype NMOS transistor 3 IV characteristics of enhancement MOSFETS 4 The output characteristic of the MOSFET in saturation
More informationECE 497 JS Lecture  12 Device Technologies
ECE 497 JS Lecture  12 Device Technologies Spring 2004 Jose E. SchuttAine Electrical & Computer Engineering University of Illinois jose@emlab.uiuc.edu 1 NMOS Transistor 2 ρ Source channel charge density
More informationESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 4: January 23, 2018 MOS Transistor Theory, MOS Model Penn ESE 570 Spring 2018 Khanna Lecture Outline! CMOS Process Enhancements! Semiconductor
More informationCS/EE Ntype Transistor
CS/EE 6710 MOS Transistor Models Electrical Effects Propagation Delay Ntype Transistor D + G Vds i electrons +Vgs S  1 Another Cutaway View Thanks to National Central University for Some images Vgs Forms
More informationECE 342 Electronic Circuits. 3. MOS Transistors
ECE 342 Electronic Circuits 3. MOS Transistors Jose E. SchuttAine Electrical & Computer Engineering University of Illinois jschutt@emlab.uiuc.edu 1 NMOS Transistor Typically L = 0.1 to 3 m, W = 0.2 to
More informationLecture 12: MOSFET Devices
Lecture 12: MOSFET Devices GuYeon Wei Division of Engineering and Applied Sciences Harvard University guyeon@eecs.harvard.edu Wei 1 Overview Reading S&S: Chapter 5.1~5.4 Supplemental Reading Background
More informationCheck course home page periodically for announcements. Homework 2 is due TODAY by 5pm In 240 Cory
EE141 Fall 005 Lecture 6 MOS Capacitances, Propagation elay Important! Check course home page periodically for announcements Homework is due TOAY by 5pm In 40 Cory Homework 3 will be posted TOAY ue Thursday
More information! MOS Capacitances. " Extrinsic. " Intrinsic. ! Lumped Capacitance Model. ! First Order Capacitor Summary. ! Capacitance Implications
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 7: February, 07 MOS SPICE Models, MOS Parasitic Details Lecture Outline! MOS Capacitances " Extrinsic " Intrinsic! Lumped Capacitance Model!
More informationThe Physical Structure (NMOS)
The Physical Structure (NMOS) Al SiO2 Field Oxide Gate oxide S n+ Polysilicon Gate Al SiO2 SiO2 D n+ L channel P Substrate Field Oxide contact Metal (S) n+ (G) L W n+ (D) Poly 1 Transistor Resistance Two
More informationMOS Transistors. Prof. Krishna Saraswat. Department of Electrical Engineering Stanford University Stanford, CA
MOS Transistors Prof. Krishna Saraswat Department of Electrical Engineering S Stanford, CA 94305 saraswat@stanford.edu 1 1930: Patent on the FieldEffect Transistor! Julius Lilienfeld filed a patent describing
More informationP. R. Nelson 1 ECE418  VLSI. Midterm Exam. Solutions
P. R. Nelson 1 ECE418  VLSI Midterm Exam Solutions 1. (8 points) Draw the crosssection view for AA. The crosssection view is as shown below.. ( points) Can you tell which of the metal1 regions is the
More informationCHAPTER 5 MOS FIELDEFFECT TRANSISTORS
CHAPTER 5 MOS FIELDEFFECT TRANSISTORS 5.1 The MOS capacitor 5.2 The enhancementtype NMOS transistor 5.3 IV characteristics of enhancement mode MOSFETS 5.4 The PMOS transistor and CMOS technology 5.5
More informationEE 560 MOS TRANSISTOR THEORY PART 2. Kenneth R. Laker, University of Pennsylvania
1 EE 560 MOS TRANSISTOR THEORY PART nmos TRANSISTOR IN LINEAR REGION V S = 0 V G > V T0 channel SiO V D = small 4 C GC C BC substrate depletion region or bulk B p nmos TRANSISTOR AT EDGE OF SATURATION
More informationENEE 359a Digital VLSI Design
SLIDE 1 ENEE 359a Digital VLSI Design & Logical Effort Prof. blj@ece.umd.edu Credit where credit is due: Slides contain original artwork ( Jacob 2004) as well as material taken liberally from Irwin & Vijay
More informationECE 546 Lecture 10 MOS Transistors
ECE 546 Lecture 10 MOS Transistors Spring 2018 Jose E. SchuttAine Electrical & Computer Engineering University of Illinois jesa@illinois.edu NMOS Transistor NMOS Transistor NChannel MOSFET Built on ptype
More informationESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 4: January 24, 2017 MOS Transistor Theory, MOS Model Penn ESE 570 Spring 2017 Khanna Lecture Outline! Semiconductor Physics " Band gaps "
More informationCMPEN 411 VLSI Digital Circuits. Lecture 04: CMOS Inverter (static view)
CMPEN 411 VLSI Digital Circuits Lecture 04: CMOS Inverter (static view) Kyusun Choi [Adapted from Rabaey s Digital Integrated Circuits, Second Edition, 2003 J. Rabaey, A. Chandrakasan, B. Nikolic] CMPEN
More informationFundamentals of the Metal Oxide Semiconductor FieldEffect Transistor
Triode Working FET Fundamentals of the Metal Oxide Semiconductor FieldEffect Transistor The characteristics of energy bands as a function of applied voltage. Surface inversion. The expression for the
More informationLecture 15: MOS Transistor models: Body effects, SPICE models. Context. In the last lecture, we discussed the modes of operation of a MOS FET:
Lecture 15: MOS Transistor models: Body effects, SPICE models Context In the last lecture, we discussed the modes of operation of a MOS FET: oltage controlled resistor model I curve (SquareLaw Model)
More informationESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 4: January 29, 2019 MOS Transistor Theory, MOS Model Penn ESE 570 Spring 2019 Khanna Lecture Outline! CMOS Process Enhancements! Semiconductor
More informationIntroduction to CMOS VLSI Design Lecture 1: Introduction
Introduction to CMOS VLSI Design Lecture 1: Introduction David Harris, Harvey Mudd College Kartik Mohanram and Steven Levitan University of Pittsburgh Introduction Integrated circuits: many transistors
More informationLecture 04 Review of MOSFET
ECE 541/ME 541 Microelectronic Fabrication Techniques Lecture 04 Review of MOSFET Zheng Yang (ERF 3017, email: yangzhen@uic.edu) What is a Transistor? A Switch! An MOS Transistor V GS V T V GS S Ron D
More informationHW 5 posted due in two weeks Lab this week Midterm graded Project to be launched in week 7
HW 5 posted due in two weeks Lab this week Midterm graded Project to be launched in week 7 2 What do digital IC designers need to know? 5 EE4 EECS4 6 3 0< V GS  V T < V DS Pinchoff 7 For (V GS V T )
More informationESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 5: January 25, 2018 MOS Operating Regions, pt. 1 Lecture Outline! 3 Regions of operation for MOSFET " Subthreshold " Linear " Saturation!
More informationEE105 Fall 2014 Microelectronic Devices and Circuits. NMOS Transistor Capacitances: Saturation Region
EE105 Fall 014 Microelectronic Devices and Circuits Prof. Ming C. Wu wu@eecs.berkeley.edu 511 Sutardja Dai Hall (SDH) 1 NMOS Transistor Capacitances: Saturation Region Drain no longer connected to channel
More informationEE 560 MOS TRANSISTOR THEORY
1 EE 560 MOS TRANSISTOR THEORY PART 1 TWO TERMINAL MOS STRUCTURE V G (GATE VOLTAGE) 2 GATE OXIDE SiO 2 SUBSTRATE ptype doped Si (N A = 10 15 to 10 16 cm 3 ) t ox V B (SUBSTRATE VOLTAGE) EQUILIBRIUM:
More information! CMOS Process Enhancements. ! Semiconductor Physics. " Band gaps. " Field Effects. ! MOS Physics. " Cutoff. " Depletion.
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 4: January 3, 018 MOS Transistor Theory, MOS Model Lecture Outline! CMOS Process Enhancements! Semiconductor Physics " Band gaps " Field Effects!
More informationSECTION: Circle one: Alam Lundstrom. ECE 305 Exam 5 SOLUTIONS: Spring 2016 April 18, 2016 M. A. Alam and M.S. Lundstrom Purdue University
NAME: PUID: SECTION: Circle one: Alam Lundstrom ECE 305 Exam 5 SOLUTIONS: April 18, 2016 M A Alam and MS Lundstrom Purdue University This is a closed book exam You may use a calculator and the formula
More informationESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 7: February 4, 2016 MOS SPICE Models, MOS Parasitic Details Lecture Outline! MOS Capacitances " Extrinsic " Intrinsic! Lumped Capacitance
More informationClass 05: Device Physics II
Topics: 1. Introduction 2. NFET Model and Cross Section with Parasitics 3. NFET as a Capacitor 4. Capacitance vs. Voltage Curves 5. NFET as a Capacitor  Band Diagrams at V=0 6. NFET as a Capacitor  Accumulation
More informationEEC 116 Lecture #3: CMOS Inverters MOS Scaling. Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation
EEC 116 Lecture #3: CMOS Inverters MOS Scaling Rajeevan Amirtharajah University of California, Davis Jeff Parhurst Intel Corporation Outline Review: Inverter Transfer Characteristics Lecture 3: Noise Margins,
More informationLecture 4: DC & Transient Response
Introduction to CMOS VLSI Design Lecture 4: DC & Transient Response David Harris Harvey Mudd College Spring 004 Outline DC Response Logic Levels and Noise Margins Transient Response Delay Estimation Slide
More information! CMOS Process Enhancements. ! Semiconductor Physics. " Band gaps. " Field Effects. ! MOS Physics. " Cutoff. " Depletion.
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 4: January 9, 019 MOS Transistor Theory, MOS Model Lecture Outline CMOS Process Enhancements Semiconductor Physics Band gaps Field Effects
More informationUniversity of Pennsylvania Department of Electrical Engineering. ESE 570 Midterm Exam March 14, 2013 FORMULAS AND DATA
University of Pennsylvania Department of Electrical Engineering ESE 570 Midterm Exam March 4, 03 FORMULAS AND DATA. PHYSICAL CONSTANTS: n i = intrinsic concentration undoped) silicon =.45 x 0 0 cm 3 @
More informationThe Inverter. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic
Digital Integrated Circuits A Design Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic The Inverter Revised from Digital Integrated Circuits, Jan M. Rabaey el, 2003 Propagation Delay CMOS
More informationMicroelectronics Part 1: Main CMOS circuits design rules
GBM8320 Dispositifs Médicaux telligents Microelectronics Part 1: Main CMOS circuits design rules Mohamad Sawan et al. Laboratoire de neurotechnologies Polystim! http://www.cours.polymtl.ca/gbm8320/! medamine.miled@polymtl.ca!
More informationNanoscale CMOS Design Issues
Nanoscale CMOS Design Issues Jaydeep P. Kulkarni Assistant Professor, ECE Department The University of Texas at Austin jaydeep@austin.utexas.edu Fall, 2017, VLSI1 Class Transistor IV Review Agenda Nonideal
More informationSection 12: Intro to Devices
Section 12: Intro to Devices Extensive reading materials on reserve, including Robert F. Pierret, Semiconductor Device Fundamentals EE143 Ali Javey Bond Model of Electrons and Holes Si Si Si Si Si Si Si
More informationCMOS Inverter (static view)
Review: Design Abstraction Levels SYSTEM CMOS Inverter (static view) + MODULE GATE [Adapted from Chapter 5. 5.3 CIRCUIT of G DEVICE Rabaey s Digital Integrated Circuits,, J. Rabaey et al.] S D Review:
More informationLecture Outline. ESE 570: Digital Integrated Circuits and VLSI Fundamentals. Review: MOSFET NType, PType. Semiconductor Physics.
ESE 57: Digital Integrated Circuits and VLSI Fundamentals Lec 4: January 24, 217 MOS Transistor Theory, MOS Model Lecture Outline! Semiconductor Physics " Band gaps " Field Effects! MOS Physics " Cutoff
More informationEE 330 Lecture 16. MOSFET Modeling CMOS Process Flow
EE 330 Lecture 16 MOSFET Modeling CMOS Process Flow Model Extensions 300 Id 250 200 150 100 50 300 0 0 1 2 3 4 5 Vds Existing Model 250 200 Id 150 100 50 Slope is not 0 0 0 1 2 3 4 Actual Device Vds Model
More informationENGR890 Digital VLSI Design Fall Lecture 4: CMOS Inverter (static view)
ENGR89 Digital VLSI Design Fall 5 Lecture 4: CMOS Inverter (static view) [Adapted from Chapter 5 of Digital Integrated Circuits, 3, J. Rabaey et al.] [Also borrowed from Vijay Narayanan and Mary Jane Irwin]
More informationLecture 11: MOSFET Modeling
Digital Integrated Circuits (83313) Lecture 11: MOSFET ing Semester B, 201617 Lecturer: Dr. Adam Teman TAs: Itamar Levi, Robert Giterman 18 June 2017 Disclaimer: This course was prepared, in its entirety,
More informationECE 438: Digital Integrated Circuits Assignment #4 Solution The Inverter
ECE 438: Digital Integrated Circuits Assignment #4 The Inverter Text: Chapter 5, Digital Integrated Circuits 2 nd Ed, Rabaey 1) Consider the CMOS inverter circuit in Figure P1 with the following parameters.
More informationESE370: CircuitLevel Modeling, Design, and Optimization for Digital Systems. Today. Refinement. Last Time. No Field. Body Contact
ESE370: CircuitLevel Modeling, Design, and Optimization for Digital Systems Day 10: September 6, 01 MOS Transistor Basics Today MOS Transistor Topology Threshold Operating Regions Resistive Saturation
More informationThe CMOS Inverter: A First Glance
The CMOS Inverter: A First Glance V DD V in V out C L CMOS Properties Full railtorail swing Symmetrical VTC Propagation delay function of load capacitance and resistance of transistors No static power
More informationMOSFET Physics: The Long Channel Approximation
MOSFET Physics: The ong Channel Approximation A basic nchannel MOSFET (Figure 1) consists of two heavilydoped ntype regions, the Source and Drain, that comprise the main terminals of the device. The
More informationDigital Integrated Circuits
Chapter 6 The CMOS Inverter 1 Contents Introduction (MOST models) 0, 1 st, 2 nd order The CMOS inverter : The static behavior: o DC transfer characteristics, o Shortcircuit current The CMOS inverter :
More informationVLSI Design I; A. Milenkovic 1
Course Administration CPE/EE 47, CPE 57 SI Design I 0: IC Manufacturing & MOS Transistor Theory Department of Electrical and Computer Engineering University of Alabama in Huntsville Aleksandar Milenkovic
More informationLecture 210 Physical Aspects of ICs (12/15/01) Page 2101
Lecture 210 Physical Aspects of ICs (12/15/01) Page 2101 LECTURE 210 PHYSICAL ASPECTS OF ICs (READING: TextSec. 2.5, 2.6, 2.8) INTRODUCTION Objective Illustrate the physical aspects of integrated circuits
More informationCourse Administration. CPE/EE 427, CPE 527 VLSI Design I L04: MOS Transistors. Review: CMOS Process at a Glance
Course Administration CPE/EE 7, CPE 7 VLI esign I L: MO Transistors epartment of Electrical and Computer Engineering University of Alabama in Huntsville Aleksandar Milenkovic ( www.ece.uah.edu/~milenka
More informationEE 330 Lecture 16. MOS Device Modeling pchannel nchannel comparisons Model consistency and relationships CMOS Process Flow
EE 330 Lecture 16 MOS Device Modeling pchannel nchannel comparisons Model consistency and relationships CMOS Process Flow Review from Last Time Operation Regions by Applications Id I D 300 250 200 150
More informationENEE 359a Digital VLSI Design
SLIDE 1 ENEE 359a Digital VLSI Design Prof. blj@eng.umd.edu Credit where credit is due: Slides contain original artwork ( Jacob 2004) as well as material taken liberally from Irwin & Vijay s CSE477 slides
More informationLow Power VLSI Circuits and Systems Prof. Ajit Pal Department of Computer Science and Engineering Indian Institute of Technology, Kharagpur
Low Power VLSI Circuits and Systems Prof. Ajit Pal Department of Computer Science and Engineering Indian Institute of Technology, Kharagpur Lecture No. # 08 MOS Inverters  III Hello, and welcome to today
More informationEECS 141: FALL 05 MIDTERM 1
University of California College of Engineering Department of Electrical Engineering and Computer Sciences D. Markovic TuTh 111:3 Thursday, October 6, 6:38:pm EECS 141: FALL 5 MIDTERM 1 NAME Last SOLUTION
More informationEE 330 Lecture 17. MOSFET Modeling CMOS Process Flow
EE 330 Lecture 17 MOSFET Modeling CMOS Process Flow Review from Last Lecture Limitations of Existing Models V DD V OUT V OUT V DD?? V IN V OUT V IN V IN V DD SwitchLevel Models V DD Simple squarelaw
More informationEE 330 Lecture 16. Devices in Semiconductor Processes. MOS Transistors
EE 330 Lecture 16 Devices in Semiconductor Processes MOS Transistors Review from Last Time Model Summary I D I V DS V S I B V BS = 0 0 VS VT W VDS ID = μcox VS VT VDS VS V VDS VS VT L T < W μc ( V V )
More informationLecture Outline. ESE 570: Digital Integrated Circuits and VLSI Fundamentals. Review: MOS Capacitor with External Bias
ESE 57: Digital Integrated Circuits and VLSI Fundamentals Lec 5: Januar 6, 17 MOS Operating Regions, pt. 1 Lecture Outline! 3 Regions of operation for MOSFET " Subthreshold " Linear " Saturation! Level
More information