Lecture 04 Review of MOSFET

Size: px
Start display at page:

Download "Lecture 04 Review of MOSFET"

Transcription

1 ECE 541/ME 541 Microelectronic Fabrication Techniques Lecture 04 Review of MOSFET Zheng Yang (ERF 3017,

2 What is a Transistor? A Switch! An MOS Transistor V GS V T V GS S Ron D

3 The MOS Transistor Polysilicon Aluminum

4 MOS Transistors - Types and Symbols D D G G S NMOS Enhancement D NMOS S Depletion D G G B PMOS S Enhancement S NMOS with Bulk Contact

5 The Gate Capacitance Polysilicon gate Source n + d d W Drain n + L d Top view Gate-bulk overlap t o Gate oide n + L n + Cross section

6 Threshold Voltage: Concept S - V GS + G D n+ n+ n-channel p-substrate Depletion Region B

7 The Threshold Voltage

8 The Body Effect V T (V) V BS (V)

9 Current-Voltage Relations VGS=.5 V 5 4 Resistive Saturation VGS=.0 V I D (A) 3 V DS = V GS -V T Quadratic Relationship VGS= 1.5 V 1 VGS= 1.0 V V DS (V)

10 Transistor in Linear S V GS G V DS D I D n + V() + n + L p-substrate B MOS transistor and its bias conditions

11 Transistor in Saturation V GS G V DS > V GS - V T S D n+ - V GS - V T + n+ Pinch-off

12 Current-Voltage Relations Long-Channel Device

13 Velocity Saturation n (m/s) sat = 10 5 Constant velocity Constant mobility (slope = µ) c = 1.5 (V/µm)

14 Perspective I D Long-channel device V GS = V DD Short-channel device V DSAT V GS -V T V DS

15 I D versus V GS quadratic 1.5 linear I D (A) 3 I D (A) V GS (V) Long Channel 0.5 quadratic V GS (V) Short Channel

16 I D versus V DS I D (A) VGS=.5 V Resistive Saturation VGS=.0 V V DS = V GS -V T VGS= 1.5 V I D (A) VGS=.5 V VGS=.0 V VGS= 1.5 V 1 VGS= 1.0 V 0.5 VGS= 1.0 V V DS (V) Long Channel V DS (V) Short Channel

17 A PMOS Transistor VGS = -1.0V -0. VGS = -1.5V -0.4 I D (A) -0.6 VGS = -.0V Assume all variables negative! -0.8 VGS = -.5V V DS (V)

18 Outline (1) MOS fundamentals () MOS electrostatic: Quantitative analysis (3) MOS C-V characteristics (4) MOSFET (5) MOSFET small-signal equivalent circuit (6) Non-ideal MOS

19 (1) MOS fundamentals Metal-oide-semiconductor FET is the most important device in modern microelectronics. Hightlights Ideal MOS structure electrostatics MOS band diagram under applied bias Gate voltage relationship capacitance-voltage relationship under low frequency and under high frequency. 19

20 MOSFET N-channel MOSFET (NMOS) uses p-type substrate electrons P-Si 0

21 MOSFET operation I D Pinch-off V G3 V G V G3 > V G > V G1 V G1 V D When a positive voltage V G is applied to the gate relative to the substrate, mobile negative charges (electrons) gets attracted to Sioide interface. These induced electrons form the channel. For a given value of V G, the current I D increases with V D, and finally saturates. 1

22 Ideal MOS capacitor Let us consider a simple MOS capacitor and call it ideal Oide has zero charge, and no current can pass through it. No charge centers are present in the oide or at the oidesemiconductor interface. Semiconductor is uniformly doped M = S = + (E C E F ) FB

23 Equilibrium energy band diagram for an ideal MOS structure 3

24 Effect of an applied bias Let us ground the semiconductor and start applying different voltages, V G, to the gate V G can be positive, negative or zero with respect to the semiconductor E F, metal E F, semiconductor = qv G (Since electron energy = q V, when V < 0, electron energy increases) Since oide has no charge, d E oide / d = / = 0; i.e. the E- field inside the oide is constant. 4

25 Consider p-type Si, apply V G < 0 ' m qv G Accumulation of holes E C Ei E V E Fs Negative voltage attracts holes to the Si-oide interface. This is called accumulation condition. E i E F should increases near the surface of Si. E oide 0 Eoide const. 1 q E i The oide energy band has constant slope as shown. No current flows in Si E F in Si is constant. 5

26 Accumulation condition, V G < 0, p-type Si V G < 0 M O p-type Si E Sheet of electrons charge density E small + + Sheet of holes Accumulation of holes near silicon surface, and electrons near the metal surface. Similar to a parallel plate capacitor structure. 6

27 Consider p-type Si, apply V G > 0 (Depletion condition) E Depletion positive E + Finite depletion layer width + E FM E C E i E Fs E V negative M O S E 7

28 Consider p-si, apply V G >> 0 (Inversion condition) E Immobile acceptors E C E i E FS E V - Mobile electrons E FM E FM E 8

29 Inversion condition If we continue to increase the positive gate voltage, the bands at the semiconductor bends more strongly. At sufficiently high voltage, E i can be below E F indicating large concentration of electrons in the conduction band. We say the material near the surface is inverted. The inverted layer is not gotten by doping, but by applying E-field. Where did we get the electrons from? When E i (surface) E i (bulk) = [E F E i (bulk)], the condition is start of inversion, and the voltage V G applied to gate is called V T (threshold voltage). For V G > V T, the Si surface is inverted. 9

30 Energy band diagrams and charge density diagrams describing MOS capacitor in n-type Si 30

31 Energy band diagrams and charge density diagrams describing MOS capacitor in p-type Si 31

32 Eample 1 Construct line plots that visually identify the voltage ranges corresponding to accumulation, depletion and inversion in ideal n- type Si (i.e. p-channel) and p-type Si (i.e. n-channel) MOS devices. Answer: 3

33 () MOS electrostatic: Quantitative analysis Highlights Derive analytical epressions for the charge density, electric field and the electrostatic potential. Epression for the depletion layer width Describe delta depletion solution Derive gate voltage relationship Gate voltage required to obtain inversion 33

34 Electrostatic potential, () Define a new term, () taken to be the potential inside the semiconductor at a given point. [The symbol instead of V used in MOS work to avoid confusion with eternally applied voltage, V] 1 ( ) [ Ei (bulk) Ei q ( )] Potential at any point S 1 q [ E i (bulk) E i (surface)] Surface potential F 1 q [ E i (bulk) E F ] F related to doping concentration F > 0 means p-type F < 0 means n-type 34

35 Electrostatic parameters S is positive if the band bends downward S = F at the depletion-inversion transition point 35

36 Eample Consider the following F and S parameters. Indicate whether the semiconductor is p-type or n-type, specify the biasing condition, and draw the energy band diagram at the biasing condition. (i) F = 1 kt/q; S = 1 kt/q F = +1 kt/q means that E i E F in the semiconductor is 1 kt (a positive value); So, p-type. N A = n i ep [(E i E F ) / kt] S =1 kt/q means E i (bulk) E i (surface) = 1 kt; i.e. the band bends downward near the surface. E C 1kT E i E F E V 36

37 Eample (continued) (ii) F = 9 kt/q; S = 18 kt/q here F = 9 kt/q means [E i (bulk) E F ] = 9 kt; i.e., E i E F. Thus the semiconductor is n-type. is below S = 18 kt/q means that E i (bulk) E i (surface) = 18 kt; So band bends upwards near the surface. The surface is inverted since the surface has the same number of holes as the bulk has electrons. E C -9kT E i E F E V 37

38 Delta-depletion solution Consider p-type silicon Accumulation condition V G < 0 M O S p-si The accumulation charges are mobile holes, and appear close to the surface and fall-off rapidly as increases. Assume that the free carrier concentration at the oidesemiconductor interface is a - function. Accumulation of holes Charge on metal = Q M Charge on semiconductor = (charge on metal) Q Accumulation = Q M 38

39 39 Homo-pn-junction Diode i D A i n p bi ln ln n N N q kt n n p q kt V n n D bi p ) p A 0 ) ( 0 ( ) ( qn V qn V n p n n D p p A 0 0 ) ( ) ( ; qn o qn E E ma = q N A p / = qn D n / N A N D D A D p A A n D N N N W N N N W W = n + p 1 bi D A D A / V N N N N q W Review

40 40 Schottky diode W W qn for 0 0 for D W qn 0 for d d Si D Si E Si D 0) ( W q N E FB F C B bi ) ( 1 E E q V 1 A bi D Si ) ( / V V q N W Review

41 Delta depletion solution (cont.) Consider p-type Si, depletion condition Apply V G such that s < F Charges in Si are immobile ions - results in depletion layer similar to that in pn junction or Schottky diode. V G > 0 M O S p-si W q N A A W = Q M () (+) If surface potential is s (with respect to the bulk), then the depletion layer width W will be qn Si A S 1 and E Si qn A W Q M At the start of inversion, s = F and E W W w E Si Depletion of holes de/d = qn A / si Si T qna F 1/ 41

42 Review Depletion layer width, W and E-field For a p + n junction, or a MS (n-si) junction, the depletion layer width is given by: 1/ Where V W Si Vbi qn bi is related to the amount of band bending. V bi in Volts is numerically D equal to the amount of band bending in ev. E ma qn Si D W qn Si D V bi 1/ For MOS, the same equation applies, ecept that V bi is replaced by s. E ma (in Si) qn Si D n-type s 1/ or qn Si A p-type s 1/ 4

43 Delta depletion solution (cont.) Consider p-si, strong inversion. Once inversion charges appear, they remain close to the surface since they are mobile. Any additional voltage to the gate results in etra Q M in gate and get compensated by etra inversion electrons in semiconductor. V G >>0 Q M M O S w p-si Depletion of holes Inversion electrons: -function-like So, depletion layer does not have to increase to balance the charge on the metal. Electrons appear as -function near the surface. Maimum depletion layer width W = W T 43

44 Gate voltage relationship Applied gate voltage will be equal to the voltage across the oide plus the voltage across the semiconductor. Consider p-type Si. V G = o + Semi Semi = ( = 0) (bulk) = S o = o E o V G > 0 M O o S p-si Semi Since the interface does not have any charges up to inversion, we can say that o E o = Si E Si E o = ( Si / o ) E Si 44

45 45 Gate voltage relationship (cont.) 1 s Si A F s 1 s A Si Si A Si A Si 0 for / / qn qn qn W qn E F s 1 s Si A o Si o s Si o Si o s o o s G 0 for / qn V E E

46 Gate-voltage relationship (Alternative method) Consider p-type silicon V G = o + Semi o = Q M /C o = Q s /C o where C o is oide capacitance and Q s is the depletion layer charge in semiconductor Q s = q A N A W C o = o A / o V G o s q A N A / o Si o A W o o qn Si A Si o W o s qn Si A Si o W o 1/ qna s Si (same as before) 46

47 (3) MOS C-V characteristics The measured MOS capacitance (called gate capacitance) varies with the applied gate voltage A very powerful diagnostic tool for identifying any deviations from the ideal in both oide and semiconductor Routinely monitored during MOS device fabrication Measurement of C-V characteristics Apply any dc bias, and superimpose a small ac signal Generally measured at 1 MHz (high frequency) or at variable frequencies between 1KHz to 1 MHz The dc bias V G is slowly varied to get quasi-continuous C-V characteristics 47

48 C-V characteristics of MOS-capacitor on p- and n-type Si C G C G V G V G p-type n-type The C-V data depends on the measurement frequency as well. The dotted line represents the low-frequency C-V data. 48

49 Measured C-V characteristics on an n-type Si N D = cm 3 o = m 49

50 MOS-capacitor under accumulation Consider p-type Si under accumulation. V G < 0 M O S p-si V G < 0. Looks similar to parallel plate capacitor. Accumulation of holes C G = C o where C o = ( o A) / o Thus, for all accumulation conditions, the gate capacitance is equal the oide capacitance. 50

51 MOS-capacitor under depletion Depletion condition: V G > 0 V G > 0 M O S p-type Si C G is C o in series with C s where C s can be defined as semiconductor capacitance Q M C o W C s Depletion of holes C o = o A / o C s = Si A / W C G = C o C s /(C o + C S ) W qn Si A s where s is surface potential In this case, the gate capacitance decreases as the gate voltage is increased. Why? 51

52 MOS-capacitor under inversion V G = V T and V G > V T Inversion condition s = F W W Si T qna F 1/ At high frequency, inversion electrons are not able to respond to ac voltage. So, to balance the charge on the metal, the depletion layer width will vary with the ac. V G >>0 Q M M O S W p-si Depletion of holes Inversion electrons - function C o = o A/ o C s = Si A/W T C G ()= C o C s / (C o + C S ) C o C s So, C G will be constant for V G V T 5

53 MOS-capacitor under inversion At low frequency, the inversion electrons will be able to respond to the ac voltage (Why?). So, the gate capacitance will be equal to the oide capacitance (similar to a parallel plate capacitance). C G (0) = C o = o A / o C o C G Low frequency For V G > V T, the high frequency capacitance remains constant. Why? C o C s / (C o +C s ) High frequency V T V G p-type Si 53

54 Eample 3 Consider n-type silicon doped with N A =10 16 cm 3. The oide thickness is 100 nm. Plot the C G vs. V G characteristics when V G is varied slowly from 5 V to +5 V. Assume MOS has area of 1 cm. Find C o. C o F/cm 1cm cm Find C s (min) when W = W T (Note that C s decreases as the depletion layer width increases. It is minimum when the depletion layer width is maimum, i.e. when W = W T ). W T 14 1/ C10 F/cm V 3 cm F cm 0.31 μm C s (min) F/cm cm 1cm F C G (min) = ( ) /( ) F = F 54

55 V Eample 3 (continued) 1/ Si qna G VT s o s when s o Si =.15 V Plot the C-V characteristics Eplain why C G does not vary for V G > V T 34.7 nf C G low-f 34.7nF F Question: How will you calculate C G when V G = 1V? Answer: Calculate s when V G = 1V using the eqn. above. From s find W, then calculate C s. Then, calculate C G = (C o C s ) / (C o + C s ) 17nF high-f.17 V p-type V G 55

56 MOS-capacitor characteristics: Deep depletion The previous discussions pertain to the condition when the gate voltage is ramped slowly, from accumulation condition to depletion and then to inversion condition. When the ramp rate is high, the inversion layer does not form and does not have time to equilibrate. This is called deep depletion condition. In this case, W will continue to increase beyond W T and C G will continue to decrease as shown when the dc bias is varied from accumulation bias to deep depletion bias. To calculate W under deep depletion condition, invert the V G versus s relationship. Solve for s 1/ and hence s. Then, calculate W using W versus s relationship. 56

57 Some observations V T = gate voltage required for start of inversion = (+) for p-type Si = () for n-type Si Si qn V A T F o o Si (+) () F 1/ (+) - for p-type Si () - for n-type Si Higher the doping, higher the V T value C ma = C o and C min = C o C s / (C o + C s ) Lower the doping, lower C s and hence lower C min 57

58 Doping dependence of MOS-capacitor high frequency C- V characteristics, with o = 0.1m 58

59 MOS-capacitor under deep depletion V G s o Si o qn Si A s 1/ W qn Si A s 1/ n-type Si C s = Si A / W C o = o A / o C G = C o C s / (C o + C s ) 59

60 Eample 4 Consider eample 1. Plot C-V characteristics if V G is varied from 5 V to + 5 V rapidly. C G (5 V) = C o =34.7 nf, as before. C G (V G = V T ) = 17 nf, as before. C G (V G > V T ) will continue to reduce (unlike the quasi-steady state condition of eample 1). When V G = 5 V, 5 y s y 8 where y s 19 1 Solving for s, we get s =.38 V 10 W = m; C s = 18.3 nf; C G = 1 nf 16 s 1/ 34.7 nf C G.15 V Not under steady state 1 nf 5V V G 60

61 (4) MOSFET MOSFET based ICs have become dominant technology in the semiconductor industry. Qualitative theory of operation Quantitative I D vs. V DS characteristics Small-signal equivalent circuits. N-channel MOSFET Substrate: p-type Si 61

62 Qualitative discussion: NMOS N + N + 0 < V G < V T ; V DS small or large no channel, no current p-si V G > V T ; V DS 0 I D increases with V DS V G > V T ; V DS small, > 0 I D increases with V DS, but rate of increase decreases. V G > V T ; V DS pinch-off I D reaches a saturation value, I D,sat The V DS value is called V DS,sat V G > V T ; V DS > V DS,sat I D does not increase further, saturation region. 6

63 I D -V DS characteristics for NMOS derived from qualitative discussions Linear region Saturation region 63

64 I D -V DS characteristics epected from a long channel (L << L) MOSFET (n-channel), for various values of V G 64

65 Threshold voltage for NMOS and PMOS When V G = V T, s = F ; using equation 16.8, we get epression for V T. Si qn V A T F o o Si F 1/ Ideal n-channel (p-silicon) device both terms positive V qn Si Si D T F o o F 1/ Ideal p-channel (n-silicon) device both terms negative Si / o = ( Si o ) / ( o o ) = 11.9 /

66 Quantitative I D -V DS relationships G (V G ) S D (V DS ) 0 Q N = inversion layer charge Let be the potential along the channel V D For V G < V T, Inversion layer charge is zero. For V G > V T, Q n (y) = Q G = C o (V G V T ) In general, J n = q n n E when the diffusion current is neglected. Here, current I D is the same everywhere, but J n (current density) can vary from position to position. 66

67 Device structure, dimension, and coordinate orientations assumed in the quantitative analysis 67

68 68 Quantitative I D -V DS relationships (Shockley model) y n q n q J J y d d n n n n E y y d d ) ( E since To find current, we have to multiply the above with area, but J ny, n, etc. are functions of and z. Hence, area unit charge ) ( ) ( d d d d d d d d n n n n n n D / y Q y Q y Z qn y Z J Z z J I y y Integrating the above equation, and noting that I D is constant, we get d ) n ( 0 n D DS y Q L Z I V Since we know epression for Q n (y) in terms of, we can integrate this to get I D

69 Quantitative I D -V DS Relationships (cont.) I D Z L n C o V G V T V DS DS V 0 V V DS DS, sat ; V G V T I D will increase as V DS is increased, but when V G V DS = V T, pinchoff of channel occurs, and current saturates when V DS is increased further. This value of V DS is called V DS,sat. i.e., V DS,sat = V G V T and the current when V DS = V DS,sat is called I DS,sat. I D,sat ZC L o V V G T V ; VG VT D V DS, sat Here, C o is the oide capacitance per unit area, C o = o / o 69

70 Eample 5 Plot the I D vs. V DS characteristics for an NMOS with the following parameters: Substrate doping: cm 3. Oide thickness = 100 nm Gate width = 15m; Gate length = 1 m. Assume n = 500 cm /(Vs) Find C o : C o = o / o = 33.3 nf/cm V I T D,sat F ZC L o o Si o V V G qn Si T A F V 1/. 15 V DS V DS, sat ; V G V T V DS,sat = V G V T Find I D,sat for different values of V G and plot the graph 70

71 (5) MOSFET small-signal equivalent circuit The dc characteristics for NMOS are reviewed below. I D I Z L D,sat n C o V ZC L G o V T V DS DS V V V G T 0 V V DS DS, sat DS V DS, sat ; VG V T V ; VG VT Linear region Saturation region 71

72 MOSFET ac response MOSFET ac response is routinely epressed in terms of smallsignal equivalent circuits. This circuit can be derived from the two-port network shown below: G input S MOSFET D output S The input looks like an open circuit, ecept for the presence of the gate capacitor. At output, we have a current I D which is controlled by V G and V DS. I D = f (V G, V DS ) 7

73 MOSFET small-signal equivalent circuit Any ac signal in V G or V DS will result in corresponding ac variation in I D I D I V D G V DS V G I V D DS V G V DS i d g m v g g d v d where g m I V D G V DS and g d I V D DS V G g m = trans-conductance g d = drain or channel conductance Note: i d,v g and v d are small-signal ac currents and voltages. They are different from I D, V G and V DS which are dc currents and voltages. 73

74 Small-signal equivalent circuit So, the equivalent circuit at low-frequency looks like (neglecting the gate capacitance low frequency): For high-frequency, we have to include the capacitive effects: 74

75 MOSFET small-signal parameters When V DS < V DS,sat (i.e., below pinch-off or linear region) g d Z C L n o ( VG VT VDS) g m Z C L n o V DS When V DS > V DS,sat (i.e., above pinch-off or saturation region) g d = 0 g m Z C L n o ( V VT ) G Note: the parameters depend on the dc bias, V G and V DS 75

76 Frequency response of MOSFET The cut-off frequency f T is defined as the frequency when the current gain is 1. Input current = Output current = J C G v G g m v G v G here is ac signal C GS is approimately equal to the gate capacitance, Z L C o g So, at f T, mvg 1 f C v T GS G So, f T g C m GS 76

77 C G -V G characteristics: MOS-C versus MOSFET C G vs. V G characteristics of a MOSFET at high frequency looks similar to the lowfrequency response (unlike the MOS-C). This is because, even at high frequency, the source and drain can supply the minority carriers required for the structure to follow the ac fluctuations in the gate potential when the device is inversion biased. C G vs. V G characteristics of a MOSFET with V DS = 0 77

78 Enhancement mode MOSFETs The devices we discussed so far are called enhancement-mode MOSFETs. For NMOS, V T is positive and one has to apply a positive gate voltage to turn on the device. At zero gate voltage, the device will be off. For PMOS, V T is negative and one has to apply a negative gate voltage to turn on the device. At zero gate voltage, the device will be off. Eercise: Draw the I D -V DS characteristics for NMOS and PMOS enhancement-mode devices. Net class, we will discuss depletion-mode devices. 78

79 (6) Non-ideal MOS So far, we have discussed MOS characteristics making some assumptions - calling it ideal. Assumed that the M = S, i.e. the bands are flat when no voltage is applied. Assumed that the oide and oide-semiconductor interface are free of charges. These assumptions do not hold good in an actual MOS device, and we have to consider the deviations from the ideal case. For the purpose of discussions, we call these as real. 79

80 Metal-semiconductor work function difference - ideal When M = S, the Fermi level is aligned before we make the device. So, when the MOS structure is made, the band remains flat when the applied gate voltage is zero. Assumption MS = M S = 0 S Flat band condition M E FM M O S E FS 80

81 Metal-semiconductor work function difference - real M depends on the metal. Eample: M (Al) 4 ev, M (Au) 5.1 ev S depends on the semiconductor doping. S = + (E C E F ) FB So, MS = M S 0 in a real device. E FM M S So, actual band alignment before making the MOS-C structure looks as shown for Al-Si (p) M = Al M O S E FS 81

82 Band diagram for MS = M S 0 M S E FM M = Al E FS E FM E FS M O S S We have to apply a gate voltage = MS /q to get flat-band condition. 8

83 Polysilicon gate MOS Modern day devices generally use heavily doped polysilicon as the gate material. For p + -polysilicon gate, E FM can be assumed to be at E V. For n + -polysilicon gate, E FM can be assumed to be at E C. Question: If the substrate is intrinsic silicon, and the gate material is p + -polysilicon, calculate MS. ( MS = E g / = 0.55 ev) What is the voltage that has to be applied to the gate to get flat-band condition? V G = 0.55 ev/q = 0.55 V Question: If the substrate is n + -silicon, and the gate material is p + -polysilicon, calculate MS. ( MS = ev) Show MS by drawing the band diagram. 83

84 Interface and oide charges For the ideal device, we have assumed that the oide and the interface is devoid of any ecess charges. This is not true in practice. Na + Na Si Q metal Q of Q of Q it Assume that all these charges are situated close to the interface on the oide side (even though they aren t) and their concentration is Q i Coulombs/cm. Q i = net interface charges in C/cm 84

85 Effect of interface charges, Q i (C/cm ) The interface charge Q i in the oide (assumed positive) will induce some negative charges (Q i /cm ) in the semiconductor. The effect is as though we have applied a positive gate voltage to the gate, and the negative charges in the semiconductor causes band bending. To get flat-band condition, we have to apply a negative voltage to the gate. Voltage to be applied to the gate to get flat-band condition Q C i o where C o o o Q i is usually positive (but can be both positive or negative in general). 85

86 Effects of work function difference and interface charges If we consider the effects of work function difference and the interface charges, the silicon band diagram may not be flat even when no voltage is applied to the gate. Hence, a correction has to be applied to the threshold voltage calculations carried out earlier assuming ideal MOS conditions. V FB 1 q ms Q C i o = voltage to be applied to the gate to get flat band condition. V T V FB V ' T where V T is the threshold voltage assuming ideal conditions (using equation 17.1 in tet). 86

87 Effects of MS and Q i on C G -V G characteristics of MOScapacitor C G C G V FB V FB actual ideal ideal actual p-type V G n-type V G A horizontal shift in C-V curve is observed. Routinely used to characterize MOS-C during IC fabrication. 87

88 Enhancement and depletion mode MOSFETs Device is off when V G = 0 enhancement-mode MOSFET Device is on when V G = 0 depletion-mode MOSFET 88

89 Threshold adjustment using ion implantation S Boron (+) ions Phosphorous () ions G B-ion D V T Q C ion o qb C qp C dose o dose o N + p-type Si N + = positive shift for acceptor implantation = negative shift for donor implantation B dose = # of boron ions/cm ; P dose = # of phosphorus ions/cm 89

90 Eample 6 Consider an NMOS with oide thickness of 0.1 m. The threshold voltage measured to be 0.5 V. Calculate the boron or phosphorous ions to be implanted to make V T equal to V. V T = +1.5 V a positive shift. So use boron ions C o F/cm cm F/cm q B V ions T Calculate B ions. ( ions/cm ) Co During IC fabrication, ion-implantation is routinely used to tailor the the threshold voltage MOSFET device. 90

Electrical Characteristics of MOS Devices

Electrical Characteristics of MOS Devices Electrical Characteristics of MOS Devices The MOS Capacitor Voltage components Accumulation, Depletion, Inversion Modes Effect of channel bias and substrate bias Effect of gate oide charges Threshold-voltage

More information

Section 12: Intro to Devices

Section 12: Intro to Devices Section 12: Intro to Devices Extensive reading materials on reserve, including Robert F. Pierret, Semiconductor Device Fundamentals EE143 Ali Javey Bond Model of Electrons and Holes Si Si Si Si Si Si Si

More information

Fundamentals of the Metal Oxide Semiconductor Field-Effect Transistor

Fundamentals of the Metal Oxide Semiconductor Field-Effect Transistor Triode Working FET Fundamentals of the Metal Oxide Semiconductor Field-Effect Transistor The characteristics of energy bands as a function of applied voltage. Surface inversion. The expression for the

More information

Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. The Devices. July 30, Devices.

Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. The Devices. July 30, Devices. Digital Integrated Circuits A Design Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic The July 30, 2002 1 Goal of this chapter Present intuitive understanding of device operation Introduction

More information

The Devices. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002

The Devices. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002 Digital Integrated Circuits A Design Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic The Devices July 30, 2002 Goal of this chapter Present intuitive understanding of device operation Introduction

More information

Device Models (PN Diode, MOSFET )

Device Models (PN Diode, MOSFET ) Device Models (PN Diode, MOSFET ) Instructor: Steven P. Levitan steve@ece.pitt.edu TA: Gayatri Mehta, José Martínez Book: Digital Integrated Circuits: A Design Perspective; Jan Rabaey Lab Notes: Handed

More information

Device Models (PN Diode, MOSFET )

Device Models (PN Diode, MOSFET ) Device Models (PN Diode, MOSFET ) Instructor: Steven P. Levitan steve@ece.pitt.edu TA: Gayatri Mehta, José Martínez Book: Digital Integrated Circuits: A Design Perspective; Jan Rabaey Lab Notes: Handed

More information

Extensive reading materials on reserve, including

Extensive reading materials on reserve, including Section 12: Intro to Devices Extensive reading materials on reserve, including Robert F. Pierret, Semiconductor Device Fundamentals EE143 Ali Javey Bond Model of Electrons and Holes Si Si Si Si Si Si Si

More information

Semiconductor Physics fall 2012 problems

Semiconductor Physics fall 2012 problems Semiconductor Physics fall 2012 problems 1. An n-type sample of silicon has a uniform density N D = 10 16 atoms cm -3 of arsenic, and a p-type silicon sample has N A = 10 15 atoms cm -3 of boron. For each

More information

FIELD-EFFECT TRANSISTORS

FIELD-EFFECT TRANSISTORS FIEL-EFFECT TRANSISTORS 1 Semiconductor review 2 The MOS capacitor 2 The enhancement-type N-MOS transistor 3 I-V characteristics of enhancement MOSFETS 4 The output characteristic of the MOSFET in saturation

More information

EECS130 Integrated Circuit Devices

EECS130 Integrated Circuit Devices EECS130 Integrated Circuit Devices Professor Ali Javey 10/02/2007 MS Junctions, Lecture 2 MOS Cap, Lecture 1 Reading: finish chapter14, start chapter16 Announcements Professor Javey will hold his OH at

More information

Semiconductor Physics Problems 2015

Semiconductor Physics Problems 2015 Semiconductor Physics Problems 2015 Page and figure numbers refer to Semiconductor Devices Physics and Technology, 3rd edition, by SM Sze and M-K Lee 1. The purest semiconductor crystals it is possible

More information

Lecture 12: MOS Capacitors, transistors. Context

Lecture 12: MOS Capacitors, transistors. Context Lecture 12: MOS Capacitors, transistors Context In the last lecture, we discussed PN diodes, and the depletion layer into semiconductor surfaces. Small signal models In this lecture, we will apply those

More information

MOS CAPACITOR AND MOSFET

MOS CAPACITOR AND MOSFET EE336 Semiconductor Devices 1 MOS CAPACITOR AND MOSFET Dr. Mohammed M. Farag Ideal MOS Capacitor Semiconductor Devices Physics and Technology Chapter 5 EE336 Semiconductor Devices 2 MOS Capacitor Structure

More information

CMPEN 411 VLSI Digital Circuits. Lecture 03: MOS Transistor

CMPEN 411 VLSI Digital Circuits. Lecture 03: MOS Transistor CMPEN 411 VLSI Digital Circuits Lecture 03: MOS Transistor Kyusun Choi [Adapted from Rabaey s Digital Integrated Circuits, Second Edition, 2003 J. Rabaey, A. Chandrakasan, B. Nikolic] CMPEN 411 L03 S.1

More information

Lecture 15 OUTLINE. MOSFET structure & operation (qualitative) Review of electrostatics The (N)MOS capacitor

Lecture 15 OUTLINE. MOSFET structure & operation (qualitative) Review of electrostatics The (N)MOS capacitor Lecture 15 OUTLINE MOSFET structure & operation (qualitative) Review of electrostatics The (N)MOS capacitor Electrostatics t ti Charge vs. voltage characteristic Reading: Chapter 6.1 6.2.1 EE105 Fall 2007

More information

The Devices: MOS Transistors

The Devices: MOS Transistors The Devices: MOS Transistors References: Semiconductor Device Fundamentals, R. F. Pierret, Addison-Wesley Digital Integrated Circuits: A Design Perspective, J. Rabaey et.al. Prentice Hall NMOS Transistor

More information

EE 560 MOS TRANSISTOR THEORY

EE 560 MOS TRANSISTOR THEORY 1 EE 560 MOS TRANSISTOR THEORY PART 1 TWO TERMINAL MOS STRUCTURE V G (GATE VOLTAGE) 2 GATE OXIDE SiO 2 SUBSTRATE p-type doped Si (N A = 10 15 to 10 16 cm -3 ) t ox V B (SUBSTRATE VOLTAGE) EQUILIBRIUM:

More information

Schottky Rectifiers Zheng Yang (ERF 3017,

Schottky Rectifiers Zheng Yang (ERF 3017, ECE442 Power Semiconductor Devices and Integrated Circuits Schottky Rectifiers Zheng Yang (ERF 3017, email: yangzhen@uic.edu) Power Schottky Rectifier Structure 2 Metal-Semiconductor Contact The work function

More information

MOSFET: Introduction

MOSFET: Introduction E&CE 437 Integrated VLSI Systems MOS Transistor 1 of 30 MOSFET: Introduction Metal oxide semiconductor field effect transistor (MOSFET) or MOS is widely used for implementing digital designs Its major

More information

Lecture 11: MOS Transistor

Lecture 11: MOS Transistor Lecture 11: MOS Transistor Prof. Niknejad Lecture Outline Review: MOS Capacitors Regions MOS Capacitors (3.8 3.9) CV Curve Threshold Voltage MOS Transistors (4.1 4.3): Overview Cross-section and layout

More information

Lecture 15 OUTLINE. MOSFET structure & operation (qualitative) Review of electrostatics The (N)MOS capacitor

Lecture 15 OUTLINE. MOSFET structure & operation (qualitative) Review of electrostatics The (N)MOS capacitor Lecture 15 OUTLINE MOSFET structure & operation (qualitative) Review of electrostatics The (N)MOS capacitor Electrostatics Charge vs. voltage characteristic Reading: Chapter 6.1 6.2.1 EE15 Spring 28 Lecture

More information

EE105 - Fall 2006 Microelectronic Devices and Circuits

EE105 - Fall 2006 Microelectronic Devices and Circuits EE105 - Fall 2006 Microelectronic Devices and Circuits Prof. Jan M. Rabaey (jan@eecs) Lecture 7: MOS Transistor Some Administrative Issues Lab 2 this week Hw 2 due on We Hw 3 will be posted same day MIDTERM

More information

Section 12: Intro to Devices

Section 12: Intro to Devices Section 12: Intro to Devices Extensive reading materials on reserve, including Robert F. Pierret, Semiconductor Device Fundamentals Bond Model of Electrons and Holes Si Si Si Si Si Si Si Si Si Silicon

More information

EE105 - Fall 2005 Microelectronic Devices and Circuits

EE105 - Fall 2005 Microelectronic Devices and Circuits EE105 - Fall 005 Microelectronic Devices and Circuits ecture 7 MOS Transistor Announcements Homework 3, due today Homework 4 due next week ab this week Reading: Chapter 4 1 ecture Material ast lecture

More information

MOS Transistor I-V Characteristics and Parasitics

MOS Transistor I-V Characteristics and Parasitics ECEN454 Digital Integrated Circuit Design MOS Transistor I-V Characteristics and Parasitics ECEN 454 Facts about Transistors So far, we have treated transistors as ideal switches An ON transistor passes

More information

The Devices. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002

The Devices. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002 igital Integrated Circuits A esign Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic The evices July 30, 2002 Goal of this chapter Present intuitive understanding of device operation Introduction

More information

ECE 340 Lecture 39 : MOS Capacitor II

ECE 340 Lecture 39 : MOS Capacitor II ECE 340 Lecture 39 : MOS Capacitor II Class Outline: Effects of Real Surfaces Threshold Voltage MOS Capacitance-Voltage Analysis Things you should know when you leave Key Questions What are the effects

More information

Lecture 3: CMOS Transistor Theory

Lecture 3: CMOS Transistor Theory Lecture 3: CMOS Transistor Theory Outline Introduction MOS Capacitor nmos I-V Characteristics pmos I-V Characteristics Gate and Diffusion Capacitance 2 Introduction So far, we have treated transistors

More information

Final Examination EE 130 December 16, 1997 Time allotted: 180 minutes

Final Examination EE 130 December 16, 1997 Time allotted: 180 minutes Final Examination EE 130 December 16, 1997 Time allotted: 180 minutes Problem 1: Semiconductor Fundamentals [30 points] A uniformly doped silicon sample of length 100µm and cross-sectional area 100µm 2

More information

Lecture 12: MOSFET Devices

Lecture 12: MOSFET Devices Lecture 12: MOSFET Devices Gu-Yeon Wei Division of Engineering and Applied Sciences Harvard University guyeon@eecs.harvard.edu Wei 1 Overview Reading S&S: Chapter 5.1~5.4 Supplemental Reading Background

More information

Today s lecture. EE141- Spring 2003 Lecture 4. Design Rules CMOS Inverter MOS Transistor Model

Today s lecture. EE141- Spring 2003 Lecture 4. Design Rules CMOS Inverter MOS Transistor Model - Spring 003 Lecture 4 Design Rules CMOS Inverter MOS Transistor Model Today s lecture Design Rules The CMOS inverter at a glance An MOS transistor model for manual analysis Important! Labs start next

More information

SECTION: Circle one: Alam Lundstrom. ECE 305 Exam 5 SOLUTIONS: Spring 2016 April 18, 2016 M. A. Alam and M.S. Lundstrom Purdue University

SECTION: Circle one: Alam Lundstrom. ECE 305 Exam 5 SOLUTIONS: Spring 2016 April 18, 2016 M. A. Alam and M.S. Lundstrom Purdue University NAME: PUID: SECTION: Circle one: Alam Lundstrom ECE 305 Exam 5 SOLUTIONS: April 18, 2016 M A Alam and MS Lundstrom Purdue University This is a closed book exam You may use a calculator and the formula

More information

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

ESE 570: Digital Integrated Circuits and VLSI Fundamentals ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 4: January 23, 2018 MOS Transistor Theory, MOS Model Penn ESE 570 Spring 2018 Khanna Lecture Outline! CMOS Process Enhancements! Semiconductor

More information

1 Name: Student number: DEPARTMENT OF PHYSICS AND PHYSICAL OCEANOGRAPHY MEMORIAL UNIVERSITY OF NEWFOUNDLAND. Fall :00-11:00

1 Name: Student number: DEPARTMENT OF PHYSICS AND PHYSICAL OCEANOGRAPHY MEMORIAL UNIVERSITY OF NEWFOUNDLAND. Fall :00-11:00 1 Name: DEPARTMENT OF PHYSICS AND PHYSICAL OCEANOGRAPHY MEMORIAL UNIVERSITY OF NEWFOUNDLAND Final Exam Physics 3000 December 11, 2012 Fall 2012 9:00-11:00 INSTRUCTIONS: 1. Answer all seven (7) questions.

More information

ECE-305: Fall 2017 MOS Capacitors and Transistors

ECE-305: Fall 2017 MOS Capacitors and Transistors ECE-305: Fall 2017 MOS Capacitors and Transistors Pierret, Semiconductor Device Fundamentals (SDF) Chapters 15+16 (pp. 525-530, 563-599) Professor Peter Bermel Electrical and Computer Engineering Purdue

More information

Lecture 4: CMOS Transistor Theory

Lecture 4: CMOS Transistor Theory Introduction to CMOS VLSI Design Lecture 4: CMOS Transistor Theory David Harris, Harvey Mudd College Kartik Mohanram and Steven Levitan University of Pittsburgh Outline q Introduction q MOS Capacitor q

More information

Semiconductor Junctions

Semiconductor Junctions 8 Semiconductor Junctions Almost all solar cells contain junctions between different materials of different doping. Since these junctions are crucial to the operation of the solar cell, we will discuss

More information

Introduction to Power Semiconductor Devices

Introduction to Power Semiconductor Devices ECE442 Power Semiconductor Devices and Integrated Circuits Introduction to Power Semiconductor Devices Zheng Yang (ERF 3017, email: yangzhen@uic.edu) Power Semiconductor Devices Applications System Ratings

More information

Microelectronic Devices and Circuits Lecture 9 - MOS Capacitors I - Outline Announcements Problem set 5 -

Microelectronic Devices and Circuits Lecture 9 - MOS Capacitors I - Outline Announcements Problem set 5 - 6.012 - Microelectronic Devices and Circuits Lecture 9 - MOS Capacitors I - Outline Announcements Problem set 5 - Posted on Stellar. Due net Wednesday. Qualitative description - MOS in thermal equilibrium

More information

MOS Transistors. Prof. Krishna Saraswat. Department of Electrical Engineering Stanford University Stanford, CA

MOS Transistors. Prof. Krishna Saraswat. Department of Electrical Engineering Stanford University Stanford, CA MOS Transistors Prof. Krishna Saraswat Department of Electrical Engineering S Stanford, CA 94305 saraswat@stanford.edu 1 1930: Patent on the Field-Effect Transistor! Julius Lilienfeld filed a patent describing

More information

CMOS INVERTER. Last Lecture. Metrics for qualifying digital circuits. »Cost» Reliability» Speed (delay)»performance

CMOS INVERTER. Last Lecture. Metrics for qualifying digital circuits. »Cost» Reliability» Speed (delay)»performance CMOS INVERTER Last Lecture Metrics for qualifying digital circuits»cost» Reliability» Speed (delay)»performance 1 Today s lecture The CMOS inverter at a glance An MOS transistor model for manual analysis

More information

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

ESE 570: Digital Integrated Circuits and VLSI Fundamentals ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 4: January 24, 2017 MOS Transistor Theory, MOS Model Penn ESE 570 Spring 2017 Khanna Lecture Outline! Semiconductor Physics " Band gaps "

More information

UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences. EECS 130 Professor Ali Javey Fall 2006

UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences. EECS 130 Professor Ali Javey Fall 2006 UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences EECS 130 Professor Ali Javey Fall 2006 Midterm 2 Name: SID: Closed book. Two sheets of notes are

More information

Semiconductor Physics fall 2012 problems

Semiconductor Physics fall 2012 problems Semiconductor Physics fall 2012 problems 1. An n-type sample of silicon has a uniform density N D = 10 16 atoms cm -3 of arsenic, and a p-type silicon sample has N A = 10 15 atoms cm -3 of boron. For each

More information

6.012 Electronic Devices and Circuits

6.012 Electronic Devices and Circuits Page 1 of 12 YOUR NAME Department of Electrical Engineering and Computer Science Massachusetts Institute of Technology 6.012 Electronic Devices and Circuits FINAL EXAMINATION Open book. Notes: 1. Unless

More information

ECE 342 Electronic Circuits. 3. MOS Transistors

ECE 342 Electronic Circuits. 3. MOS Transistors ECE 342 Electronic Circuits 3. MOS Transistors Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jschutt@emlab.uiuc.edu 1 NMOS Transistor Typically L = 0.1 to 3 m, W = 0.2 to

More information

Integrated Circuits & Systems

Integrated Circuits & Systems Federal University of Santa Catarina Center for Technology Computer Science & Electronics Engineering Integrated Circuits & Systems INE 5442 Lecture 10 MOSFET part 1 guntzel@inf.ufsc.br ual-well Trench-Isolated

More information

Semiconductor Devices. C. Hu: Modern Semiconductor Devices for Integrated Circuits Chapter 5

Semiconductor Devices. C. Hu: Modern Semiconductor Devices for Integrated Circuits Chapter 5 Semiconductor Devices C. Hu: Modern Semiconductor Devices for Integrated Circuits Chapter 5 Global leader in environmental and industrial measurement Wednesday 3.2. afternoon Tour around facilities & lecture

More information

an introduction to Semiconductor Devices

an introduction to Semiconductor Devices an introduction to Semiconductor Devices Donald A. Neamen Chapter 6 Fundamentals of the Metal-Oxide-Semiconductor Field-Effect Transistor Introduction: Chapter 6 1. MOSFET Structure 2. MOS Capacitor -

More information

Lecture 8 PN Junction and MOS Electrostatics (V) Electrostatics of Metal Oxide Semiconductor Structure (cont.) October 4, 2005

Lecture 8 PN Junction and MOS Electrostatics (V) Electrostatics of Metal Oxide Semiconductor Structure (cont.) October 4, 2005 6.12 Microelectronic Devices and Circuits Fall 25 Lecture 8 1 Lecture 8 PN Junction and MOS Electrostatics (V) Electrostatics of Metal Oide Semiconductor Structure (cont.) Contents: October 4, 25 1. Overview

More information

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

ESE 570: Digital Integrated Circuits and VLSI Fundamentals ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 4: January 29, 2019 MOS Transistor Theory, MOS Model Penn ESE 570 Spring 2019 Khanna Lecture Outline! CMOS Process Enhancements! Semiconductor

More information

Lecture 5: CMOS Transistor Theory

Lecture 5: CMOS Transistor Theory Lecture 5: CMOS Transistor Theory Slides courtesy of Deming Chen Slides based on the initial set from David Harris CMOS VLSI Design Outline q q q q q q q Introduction MOS Capacitor nmos I-V Characteristics

More information

ESE 570 MOS TRANSISTOR THEORY Part 1. Kenneth R. Laker, University of Pennsylvania, updated 5Feb15

ESE 570 MOS TRANSISTOR THEORY Part 1. Kenneth R. Laker, University of Pennsylvania, updated 5Feb15 ESE 570 MOS TRANSISTOR THEORY Part 1 TwoTerminal MOS Structure 2 GATE Si Oxide interface n n Mass Action Law VB 2 Chemical Periodic Table Donors American Chemical Society (ACS) Acceptors Metalloids 3 Ideal

More information

Lecture 15: MOS Transistor models: Body effects, SPICE models. Context. In the last lecture, we discussed the modes of operation of a MOS FET:

Lecture 15: MOS Transistor models: Body effects, SPICE models. Context. In the last lecture, we discussed the modes of operation of a MOS FET: Lecture 15: MOS Transistor models: Body effects, SPICE models Context In the last lecture, we discussed the modes of operation of a MOS FET: oltage controlled resistor model I- curve (Square-Law Model)

More information

Operation and Modeling of. The MOS Transistor. Second Edition. Yannis Tsividis Columbia University. New York Oxford OXFORD UNIVERSITY PRESS

Operation and Modeling of. The MOS Transistor. Second Edition. Yannis Tsividis Columbia University. New York Oxford OXFORD UNIVERSITY PRESS Operation and Modeling of The MOS Transistor Second Edition Yannis Tsividis Columbia University New York Oxford OXFORD UNIVERSITY PRESS CONTENTS Chapter 1 l.l 1.2 1.3 1.4 1.5 1.6 1.7 Chapter 2 2.1 2.2

More information

Session 6: Solid State Physics. Diode

Session 6: Solid State Physics. Diode Session 6: Solid State Physics Diode 1 Outline A B C D E F G H I J 2 Definitions / Assumptions Homojunction: the junction is between two regions of the same material Heterojunction: the junction is between

More information

MOS Capacitor MOSFET Devices. MOSFET s. INEL Solid State Electronics. Manuel Toledo Quiñones. ECE Dept. UPRM.

MOS Capacitor MOSFET Devices. MOSFET s. INEL Solid State Electronics. Manuel Toledo Quiñones. ECE Dept. UPRM. INEL 6055 - Solid State Electronics ECE Dept. UPRM 20th March 2006 Definitions MOS Capacitor Isolated Metal, SiO 2, Si Threshold Voltage qφ m metal d vacuum level SiO qχ 2 E g /2 qφ F E C E i E F E v qφ

More information

The Intrinsic Silicon

The Intrinsic Silicon The Intrinsic ilicon Thermally generated electrons and holes Carrier concentration p i =n i ni=1.45x10 10 cm-3 @ room temp Generally: n i = 3.1X10 16 T 3/2 e -1.21/2KT cm -3 T= temperature in K o (egrees

More information

Chapter 4 Field-Effect Transistors

Chapter 4 Field-Effect Transistors Chapter 4 Field-Effect Transistors Microelectronic Circuit Design Richard C. Jaeger Travis N. Blalock 5/5/11 Chap 4-1 Chapter Goals Describe operation of MOSFETs. Define FET characteristics in operation

More information

! CMOS Process Enhancements. ! Semiconductor Physics. " Band gaps. " Field Effects. ! MOS Physics. " Cut-off. " Depletion.

! CMOS Process Enhancements. ! Semiconductor Physics.  Band gaps.  Field Effects. ! MOS Physics.  Cut-off.  Depletion. ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 4: January 3, 018 MOS Transistor Theory, MOS Model Lecture Outline! CMOS Process Enhancements! Semiconductor Physics " Band gaps " Field Effects!

More information

ECE 342 Electronic Circuits. Lecture 6 MOS Transistors

ECE 342 Electronic Circuits. Lecture 6 MOS Transistors ECE 342 Electronic Circuits Lecture 6 MOS Transistors Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jesa@illinois.edu 1 NMOS Transistor Typically L = 0.1 to 3 m, W = 0.2

More information

Lecture 9 MOSFET(II) MOSFET I V CHARACTERISTICS(contd.)

Lecture 9 MOSFET(II) MOSFET I V CHARACTERISTICS(contd.) Lecture 9 MOSFET(II) MOSFET I V CHARACTERISTICS(contd.) Outline 1. The saturation region 2. Backgate characteristics Reading Assignment: Howe and Sodini, Chapter 4, Section 4.4 6.012 Spring 2009 Lecture

More information

EE5311- Digital IC Design

EE5311- Digital IC Design EE5311- Digital IC Design Module 1 - The Transistor Janakiraman V Assistant Professor Department of Electrical Engineering Indian Institute of Technology Madras Chennai October 28, 2017 Janakiraman, IITM

More information

MOS Transistor Theory

MOS Transistor Theory MOS Transistor Theory So far, we have viewed a MOS transistor as an ideal switch (digital operation) Reality: less than ideal EE 261 Krish Chakrabarty 1 Introduction So far, we have treated transistors

More information

Lecture Outline. ESE 570: Digital Integrated Circuits and VLSI Fundamentals. Review: MOSFET N-Type, P-Type. Semiconductor Physics.

Lecture Outline. ESE 570: Digital Integrated Circuits and VLSI Fundamentals. Review: MOSFET N-Type, P-Type. Semiconductor Physics. ESE 57: Digital Integrated Circuits and VLSI Fundamentals Lec 4: January 24, 217 MOS Transistor Theory, MOS Model Lecture Outline! Semiconductor Physics " Band gaps " Field Effects! MOS Physics " Cutoff

More information

ECE-305: Fall 2017 Metal Oxide Semiconductor Devices

ECE-305: Fall 2017 Metal Oxide Semiconductor Devices C-305: Fall 2017 Metal Oxide Semiconductor Devices Pierret, Semiconductor Device Fundamentals (SDF) Chapters 15+16 (pp. 525-530, 563-599) Professor Peter Bermel lectrical and Computer ngineering Purdue

More information

! CMOS Process Enhancements. ! Semiconductor Physics. " Band gaps. " Field Effects. ! MOS Physics. " Cut-off. " Depletion.

! CMOS Process Enhancements. ! Semiconductor Physics.  Band gaps.  Field Effects. ! MOS Physics.  Cut-off.  Depletion. ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 4: January 9, 019 MOS Transistor Theory, MOS Model Lecture Outline CMOS Process Enhancements Semiconductor Physics Band gaps Field Effects

More information

Choice of V t and Gate Doping Type

Choice of V t and Gate Doping Type Choice of V t and Gate Doping Type To make circuit design easier, it is routine to set V t at a small positive value, e.g., 0.4 V, so that, at V g = 0, the transistor does not have an inversion layer and

More information

ECE 305 Exam 5 SOLUTIONS: Spring 2015 April 17, 2015 Mark Lundstrom Purdue University

ECE 305 Exam 5 SOLUTIONS: Spring 2015 April 17, 2015 Mark Lundstrom Purdue University NAME: PUID: : ECE 305 Exam 5 SOLUTIONS: April 17, 2015 Mark Lundstrom Purdue University This is a closed book exam. You may use a calculator and the formula sheet at the end of this exam. Following the

More information

MOS Transistor Properties Review

MOS Transistor Properties Review MOS Transistor Properties Review 1 VLSI Chip Manufacturing Process Photolithography: transfer of mask patterns to the chip Diffusion or ion implantation: selective doping of Si substrate Oxidation: SiO

More information

Lecture 29 - The Long Metal-Oxide-Semiconductor Field-Effect Transistor (cont.) April 20, 2007

Lecture 29 - The Long Metal-Oxide-Semiconductor Field-Effect Transistor (cont.) April 20, 2007 6.720J/3.43J - Integrated Microelectronic Devices - Spring 2007 Lecture 29-1 Lecture 29 - The Long Metal-Oxide-Semiconductor Field-Effect Transistor (cont.) April 20, 2007 Contents: 1. Non-ideal and second-order

More information

ELEC 3908, Physical Electronics, Lecture 23. The MOSFET Square Law Model

ELEC 3908, Physical Electronics, Lecture 23. The MOSFET Square Law Model ELEC 3908, Physical Electronics, Lecture 23 The MOSFET Square Law Model Lecture Outline As with the diode and bipolar, have looked at basic structure of the MOSFET and now turn to derivation of a current

More information

Spring Semester 2012 Final Exam

Spring Semester 2012 Final Exam Spring Semester 2012 Final Exam Note: Show your work, underline results, and always show units. Official exam time: 2.0 hours; an extension of at least 1.0 hour will be granted to anyone. Materials parameters

More information

VLSI Design The MOS Transistor

VLSI Design The MOS Transistor VLSI Design The MOS Transistor Frank Sill Torres Universidade Federal de Minas Gerais (UFMG), Brazil VLSI Design: CMOS Technology 1 Outline Introduction MOS Capacitor nmos I-V Characteristics pmos I-V

More information

MOS Transistor Theory

MOS Transistor Theory CHAPTER 3 MOS Transistor Theory Outline 2 1. Introduction 2. Ideal I-V Characteristics 3. Nonideal I-V Effects 4. C-V Characteristics 5. DC Transfer Characteristics 6. Switch-level RC Delay Models MOS

More information

Lecture 7 MOS Capacitor

Lecture 7 MOS Capacitor EE 471: Transport Phenomena in Solid State Devices Spring 2018 Lecture 7 MOS Capacitor Bryan Ackland Department of Electrical and Computer Engineering Stevens Institute of Technology Hoboken, NJ 07030

More information

Lecture 7 - PN Junction and MOS Electrostatics (IV) Electrostatics of Metal-Oxide-Semiconductor Structure. September 29, 2005

Lecture 7 - PN Junction and MOS Electrostatics (IV) Electrostatics of Metal-Oxide-Semiconductor Structure. September 29, 2005 6.12 - Microelectronic Devices and Circuits - Fall 25 Lecture 7-1 Lecture 7 - PN Junction and MOS Electrostatics (IV) Electrostatics of Metal-Oide-Semiconductor Structure September 29, 25 Contents: 1.

More information

Chapter 7. The pn Junction

Chapter 7. The pn Junction Chapter 7 The pn Junction Chapter 7 PN Junction PN junction can be fabricated by implanting or diffusing donors into a P-type substrate such that a layer of semiconductor is converted into N type. Converting

More information

Part 4: Heterojunctions - MOS Devices. MOSFET Current Voltage Characteristics

Part 4: Heterojunctions - MOS Devices. MOSFET Current Voltage Characteristics MOS Device Uses: Part 4: Heterojunctions - MOS Devices MOSCAP capacitor: storing charge, charge-coupled device (CCD), etc. MOSFET transistor: switch, current amplifier, dynamic random access memory (DRAM-volatile),

More information

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

ESE 570: Digital Integrated Circuits and VLSI Fundamentals ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 5: January 25, 2018 MOS Operating Regions, pt. 1 Lecture Outline! 3 Regions of operation for MOSFET " Subthreshold " Linear " Saturation!

More information

Lecture 7 PN Junction and MOS Electrostatics(IV) Metal Oxide Semiconductor Structure (contd.)

Lecture 7 PN Junction and MOS Electrostatics(IV) Metal Oxide Semiconductor Structure (contd.) Lecture 7 PN Junction and MOS Electrostatics(IV) Metal Oxide Semiconductor Structure (contd.) Outline 1. Overview of MOS electrostatics under bias 2. Depletion regime 3. Flatband 4. Accumulation regime

More information

Week 3, Lectures 6-8, Jan 29 Feb 2, 2001

Week 3, Lectures 6-8, Jan 29 Feb 2, 2001 Week 3, Lectures 6-8, Jan 29 Feb 2, 2001 EECS 105 Microelectronics Devices and Circuits, Spring 2001 Andrew R. Neureuther Topics: M: Charge density, electric field, and potential; W: Capacitance of pn

More information

CHAPTER 5 MOS FIELD-EFFECT TRANSISTORS

CHAPTER 5 MOS FIELD-EFFECT TRANSISTORS CHAPTER 5 MOS FIELD-EFFECT TRANSISTORS 5.1 The MOS capacitor 5.2 The enhancement-type N-MOS transistor 5.3 I-V characteristics of enhancement mode MOSFETS 5.4 The PMOS transistor and CMOS technology 5.5

More information

MOS Transistor Theory MOSFET Symbols Current Characteristics of MOSFET. MOS Symbols and Characteristics. nmos Enhancement Transistor

MOS Transistor Theory MOSFET Symbols Current Characteristics of MOSFET. MOS Symbols and Characteristics. nmos Enhancement Transistor MOS Transistor Theory MOSFET Symbols Current Characteristics of MOSFET Calculation of t and Important 2 nd Order Effects SmallSignal Signal MOSFET Model Summary Material from: CMOS LSI Design By Weste

More information

6.012 Electronic Devices and Circuits

6.012 Electronic Devices and Circuits Page 1 of 10 YOUR NAME Department of Electrical Engineering and Computer Science Massachusetts Institute of Technology 6.012 Electronic Devices and Circuits Exam No. 2 Thursday, November 5, 2009 7:30 to

More information

Class 05: Device Physics II

Class 05: Device Physics II Topics: 1. Introduction 2. NFET Model and Cross Section with Parasitics 3. NFET as a Capacitor 4. Capacitance vs. Voltage Curves 5. NFET as a Capacitor - Band Diagrams at V=0 6. NFET as a Capacitor - Accumulation

More information

Long Channel MOS Transistors

Long Channel MOS Transistors Long Channel MOS Transistors The theory developed for MOS capacitor (HO #2) can be directly extended to Metal-Oxide-Semiconductor Field-Effect transistors (MOSFET) by considering the following structure:

More information

EE105 - Spring 2007 Microelectronic Devices and Circuits. Structure and Symbol of MOSFET. MOS Capacitor. Metal-Oxide-Semiconductor (MOS) Capacitor

EE105 - Spring 2007 Microelectronic Devices and Circuits. Structure and Symbol of MOSFET. MOS Capacitor. Metal-Oxide-Semiconductor (MOS) Capacitor EE105 - Spring 007 Microelectronic Device and ircuit Metal-Oide-Semiconductor (MOS) apacitor Lecture 4 MOS apacitor The MOS tructure can be thought of a a parallel-plate capacitor, with the top plate being

More information

For the following statements, mark ( ) for true statement and (X) for wrong statement and correct it.

For the following statements, mark ( ) for true statement and (X) for wrong statement and correct it. Benha University Faculty of Engineering Shoubra Electrical Engineering Department First Year communications. Answer all the following questions Illustrate your answers with sketches when necessary. The

More information

Lecture #27. The Short Channel Effect (SCE)

Lecture #27. The Short Channel Effect (SCE) Lecture #27 ANNOUNCEMENTS Design Project: Your BJT design should meet the performance specifications to within 10% at both 300K and 360K. ( β dc > 45, f T > 18 GHz, V A > 9 V and V punchthrough > 9 V )

More information

Consider a uniformly doped PN junction, in which one region of the semiconductor is uniformly doped with acceptor atoms and the adjacent region is

Consider a uniformly doped PN junction, in which one region of the semiconductor is uniformly doped with acceptor atoms and the adjacent region is CHAPTER 7 The PN Junction Consider a uniformly doped PN junction, in which one region of the semiconductor is uniformly doped with acceptor atoms and the adjacent region is uniformly doped with donor atoms.

More information

MOSFET. Id-Vd curve. I DS Transfer curve V G. Lec. 8. Vd=1V. Saturation region. V Th

MOSFET. Id-Vd curve. I DS Transfer curve V G. Lec. 8. Vd=1V. Saturation region. V Th MOSFET Id-Vd curve Saturation region I DS Transfer curve Vd=1V V Th V G 1 0 < V GS < V T V GS > V T V Gs >V T & Small V D > 0 I DS WQ inv WC v WC i V V VDS V V G i T G n T L n I D g V D (g conductance

More information

Midterm I - Solutions

Midterm I - Solutions UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences EECS 130 Spring 2008 Professor Chenming Hu Midterm I - Solutions Name: SID: Grad/Undergrad: Closed

More information

CHAPTER 5 EFFECT OF GATE ELECTRODE WORK FUNCTION VARIATION ON DC AND AC PARAMETERS IN CONVENTIONAL AND JUNCTIONLESS FINFETS

CHAPTER 5 EFFECT OF GATE ELECTRODE WORK FUNCTION VARIATION ON DC AND AC PARAMETERS IN CONVENTIONAL AND JUNCTIONLESS FINFETS 98 CHAPTER 5 EFFECT OF GATE ELECTRODE WORK FUNCTION VARIATION ON DC AND AC PARAMETERS IN CONVENTIONAL AND JUNCTIONLESS FINFETS In this chapter, the effect of gate electrode work function variation on DC

More information

Course Administration. CPE/EE 427, CPE 527 VLSI Design I L04: MOS Transistors. Review: CMOS Process at a Glance

Course Administration. CPE/EE 427, CPE 527 VLSI Design I L04: MOS Transistors. Review: CMOS Process at a Glance Course Administration CPE/EE 7, CPE 7 VLI esign I L: MO Transistors epartment of Electrical and Computer Engineering University of Alabama in Huntsville Aleksandar Milenkovic ( www.ece.uah.edu/~milenka

More information

ECE 546 Lecture 10 MOS Transistors

ECE 546 Lecture 10 MOS Transistors ECE 546 Lecture 10 MOS Transistors Spring 2018 Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jesa@illinois.edu NMOS Transistor NMOS Transistor N-Channel MOSFET Built on p-type

More information

Introduction to CMOS VLSI. Chapter 2: CMOS Transistor Theory. Harris, 2004 Updated by Li Chen, Outline

Introduction to CMOS VLSI. Chapter 2: CMOS Transistor Theory. Harris, 2004 Updated by Li Chen, Outline Introduction to MOS VLSI Design hapter : MOS Transistor Theory copyright@david Harris, 004 Updated by Li hen, 010 Outline Introduction MOS apacitor nmos IV haracteristics pmos IV haracteristics Gate and

More information

6.012 Electronic Devices and Circuits Spring 2005

6.012 Electronic Devices and Circuits Spring 2005 6.012 Electronic Devices and Circuits Spring 2005 May 16, 2005 Final Exam (200 points) -OPEN BOOK- Problem NAME RECITATION TIME 1 2 3 4 5 Total General guidelines (please read carefully before starting):

More information

1. The MOS Transistor. Electrical Conduction in Solids

1. The MOS Transistor. Electrical Conduction in Solids Electrical Conduction in Solids!The band diagram describes the energy levels for electron in solids.!the lower filled band is named Valence Band.!The upper vacant band is named conduction band.!the distance

More information