UV2Litho Usable Vacuum Ultra Violet Lithography
|
|
- Bryce Mathews
- 6 years ago
- Views:
Transcription
1 UV2Litho Usable Vacuum Ultra Violet Lithography A.M. Goethals, R. Jonckheere, F. Van Roey, Jan Hermans, A. Eliat, K. Ronse (IMEC) P. Wong (ASML) P. Zandbergen (Philips) M. Vasconi, E. Severgnini (STMicroelectronics S.r.l) W. Henke, C. Hohle (Infineon) D. Henry, Ph. Thony, L. Markey (STMicroelectronics SA) P. Schiavone, D. Fuard (CNRS-LTM) 1
2 Project objectives Accelerate the development of 157nm manufacturable lithography process for the 70nm node Key objectives: Provide feed-back to resist and mask suppliers to guide their development for 157nm Provide metrology solutions for the 70nm node Provide resist solutions for 157nm production scanner (scanner as being developed in FLUOR*) Demonstrate 157nm resist solutions on the critical layers for the 70nm node * See Poster FLUOR : Frontline Lithography Using Optical Refraction 2
3 Work Packages and interactions WP1 User requirements WP2 Resist screening Project structure WP6 Lithography Modeling WP5 Reticle printability WP4 Metrology solutions WP3 Process demonstration Project timing September 1, August 31,
4 Consortium IMEC (Belgium) ASM Lithography (The Netherlands) Philips Innovations Technology Solutions (PITS) (Belgium) ST Microelectronics SA (France) Infineon Technologies AG (Germany) Laboratoire des Technologies de la Microélectronique CNRS (CNRS-LTM) (France) ST Microelectronics S.r.l. (Italy) 4
5 Status of the 157nm infrastructure The program will be carried out using a 157nm lithography infrastructure to be installed at IMEC consisting of : 0.75 NA MSVII engineering system (Dec 2002) TEL Clean Track ACT8 (under installation) CD metrology : KLA8250XR (available) characterization of wafers, reticles UVO reticle cleaner (Sept 2002) SOPRA PUV spectroscopic ellipsometer N2 purge box with load lock (Sept 2002) Measurement of wafers and reticles 5
6 Micrascan VII engineering system The world s first 157nm full field scanner Properties : Parameter Requirements Wafer Size 200/300mm Reticle Size 6 Reduction Ratio 4:1 Projection Optics NA (variable) Partial Coherence (variable) Quad and Annular Options available Field Size 26x34 mm Runrate (200 mm wafers) 40 wafers/hour Compromises for delivery in Q reduced throughput (25wph) to avoid lens heating effects off-line VUV reticle cleaner field size : 20mm x 34mm (early optics quality) 200mm only configuration 6
7 WP 2 : Resist screening Goal Come up with a suitable tool set-up and qualification resist for the ASML AT1600 (interaction with FLUOR project)* Identify 157 nm resist solutions for manufacturable processing of critical layers for 70nm technology node Approach Resist screening from commercial resist suppliers Resist development : CARL process (Infineon) Partners involved : ASML, IMEC, STM, Philips * See Poster FLUOR : Frontline Lithography Using Optical Refraction 7
8 WP2 : Program phases Phase I (Q Q4 2002) Resist screening on micro-steppers at Sematech and at Selete (0.60 NA and 0.85 NA) Selection of a qualification resist for the ASML MSVII Phase II (Q Q2 2004) Screening and resist benchmarking on full field scanner : ASML MSVII (0.75NA) Selection and optimization of a resist process for the ASML AT1600 full field scanner Phase III (Q ) Screening on high NA full field scanner 8
9 Status of resist screening on microsteppers Screening >30 resist samples evaluated in the last year including UTR resists, Si based resist and F-polymer resists Evaluation with NA 0.6 and NA0.85 using BIM and PSM Typical performance on 0.60 NA stepper Ultimate resolution BIM : 100nm 1:1, 90nm 1:1.5, 100nm iso PSM : 80 nm L/S Processing latitudes BIM 110nm 1:1, DOF= um, EL=3-5% 110nm 1:1.5, DOF=0.4um, EL=5% 110nm 1:1.5, DOF=0.4um, EL=10-12% PSM 90nm 1:1, DOF= um, EL=5% 60nm iso, DOF= um, EL= % Sensitivity BIM : 19 to 28 mj/cm 2 (dose to size for 110 1:1) PSM : 25 to 67 mj/cm 2 (dose to size for 90 1:1) 9
10 Progress in resist performance Ultra thin resist and 1 st semi-transparent resists in 110nm thick resist on Silicon (=reflective) substrate Q2, 2001 Q3, nm L/S, silicon 90nm L/S, silicon UTR resist 67nm thick SLR resist 112nm thick Resist with higher transparency in 110 nm thick resist on antireflective substrates 90nm L/S, SiON 90nm L/S, organic ARC SLR resist (siloxane) 112nm thick Resist R Q1, nm L/S, organic ARC SLR resist (F-polymer) 110nm thick Resist 2002-M 60nm IL, organic ARC 50nm IL Exposure courtesy of Sematech, 0.60 NA, PSM10
11 Advanced transparent resist status Q Organic ARC 150nm 200nm 90nm L/S E = 31.0 mj/cm 2 60nm IL 90nm L/S E = 32.5 mj/cm 2 60nm IL SiON 200nm 90nm L/S E = 40.0 mj/cm 2 60nm IL Exposure courtesy of Sematech, 0.60 NA, PSM 11
12 Results on 0.85 NA microstepper 70nm L/S 65nm L/S 40nm 1:5 L/S Process window for 65nm L/S 12 Doc: XP1664_65nm : XP1664_65 dense Resist Thickness 1100 Å Substrate: organic ARC 0.85 NA, PSM Depth of Focus Exposure courtesy of Selete, 0.85 NA, PSM 12
13 Trend in etch resistance Relative etch rate in CF 4 plasma (Kr resist as reference) as a function of resist absorbance Relative etch rate Absorbance [1/um] 13
14 SLR resist progress summary Significant improvement in resist performance in the last half year Resists with higher transparency are becoming available allowing printing in thick (up to 200nm) layers on anti-reflective substrates Results on the 0.85 NA system at Selete demonstrated 65nm L/S and 40 nm Iso lines Critical issues which need for improvement : Etch resistance LER Sensitivity to contamination Further improvement in substrate compatibility (SiON) 14
15 Benefits of CARL Shrink Technology for future 157nm litho nodes (Chemical Amplification of Resist Lines) exposure + PEB wet development wet silylation dry development Thin Si-free resist Transmission Outgassing Pattern collapse Shrink / chemical bias Contact holes LER Bottom layer Etch resistance Wet silylation: chemical biasing (crosslinking) of developed resist polymer via treatment with reactive siloxane (up to 30wt.% Si-incorporation) CARL ultrathin bilayer resist addresses critical issues of 157nm litho Need for chemical modification to reach transmission goal of < 5µm -1 15
16 O CH O O 3 CH 2 m n O H H O α 157 = 6,5µm -1 Results CARL Decreased absorbance via fluorination of anhydride CH O 3 O O CH 2 m O H O n CF 3 α 157 = 5,3µm nm 110 nm 120 nm Process conditions: 5wt.% PAG, 70nm FT on Si, PAB 110 C/90s, PEB 110 C/90s Exposure: Exitec 157nm Microstepper, NA=0.6, σ = 0.3, Mask: alt.psm Development: 2,38% TMAH (30s) Printing of 110nm l/s (1:1) demonstrated, resolution limited due to T-topping Vertical film thickness increase after wet silylation reaction of more than 20% Outlook: Polymer fine tuning (α 157, T g, polarity, adhesion... ) 16
17 WP4: Study of Metrology Issues Goal: Assessment of metrology options for 157nm litho technique targeted on 65nm design rules Approach: Investigation of the most suitable measuring techniques (CD-SEM, CD-Scatterometry, Combo options) Development of measurement procedures Partners ST Microelectronics S.r.l., ST Microelectronics SA 17
18 WP4: Study of Metrology Issues CD-SEM benchmarking 157nm demo wafers (L&S and CH) shipped to 3 different supplier sites: Supplier A : task completed, results delivered Supplier B : task completed, results due Supplier C : task in progress Issues investigated: SEM ultimate resolution Single-tool precision Line edge roughness algorithm Interaction with target Pattern visibility 18
19 WP4: Study of Metrology Issues CD-Scatterometry benchmarking EBDW demo wafers shipped to 6 different supplier sites All the tasks have been completed First information gathered on tools capability and suppliers reliability Tentative specifications defined with respect to the roadmap timeframe Tool selected for on-site evaluation purposes 19
20 WP4: Study of Metrology Issues Combo tool option The combination of 2 or more techniques in the same piece of equipment Among the possible solutions, up to now just the FIB+SEM machine is available on the market FIB milling & SEM X-section measurement applications on 157nm resist are being developed on-site 20
21 WP4: Study of Metrology Issues Main findings Evaluation of the classes of tools for CD measurements Summary of results: SEM Scatterometry AFM Holography Combo Timing Precision Resolution Interaction Universality LEGEND: Higher performance is indicated by ++, neutral by 0, lower by -- ; in the first line reliable system availability is indicated by ++, first commercial tools available on time by 0, β-tool barely available or not available on time by -- 21
22 WP4: Study of Metrology Issues Main findings (cont d) Tool benchmarking first results: 157nm Wafers 65nm Node Wafers SEM Scatterometry Combo (SEM+FIB) Precision and resolution sufficient; interaction with target heavy (tungsten No problems with 157nm deposition and target cut materials required); cutting procedure to be optimized; target profile data easily available Precision and resolution sufficient; interaction with target better than forecast (CD local variation lower than in 193nm materials) Precision to be improved and verified on more substrates Precision to be improved and verified on more substrates; major upgrades required for hole layers In progress 22
23 WP4: Study of Metrology Issues Metrology procedure development CD-SEM measurements: Precision as well as interaction with the target to be verified on more substrates FIB milling: Cutting procedure to be optimized aimed at obtaining reliable target profile data CD-Scatterometry measurements: Application study in progress on-site, for performance and profiling capability validation under different conditions 23
24 WP5: Reticle printability Goal: Assure timely available high quality 157nm reticles for the ASML MSVII and AT1600 Approach/Tasks: Test design Reticle specifications Reticle manufacturing Reticle characterization Reticle quality printability Reticle handling Partners IMEC, Philips 24
25 WP5 : Reticle printability Requested feedback to 5 mask shops worldwide about their capability for 157nm reticles, based on a reticle requirement roadmap Node BIM Aggr.OPC EPSM AAPSM BIM Aggr.OPC EPSM AAPSM Q1 Q2 Q3 Q CD nm FF-4X (MSVII) nm FF-4X (AT1600) Q1 Q2 Q3 Q Q1 Q2 Q3 Q Q1 Q2 Q3 Q Q1 Q2 Q
26 WP5 : Reticle printability detailed reticle specifications <100nm, for MSVII and preliminary specs for AT1600 Binary Illumination Masks (BIM) (4X Reticles; High End) Technology (nm) Optical Proximity Correction (OPC) Critical dimension (Additional (CD, nm, on top of those for BIM) Feature size (4X Reticles; High End) Space Dense (100 Embedded %) [S100] Attenuated PSM 100(EAPSM) Technology (nm) Semi-dense (~130 (Additional %) [S130] specifications 130 on top of those 110 for BIM) 85 Minimum feature size (~65 %, isolated) (4X Reticles; High End) OPC feature size (nm) Minimum pitch (200 %) High aggressiveness (35 %) [OPCHA] Technology (nm) Alternating Aperture PSM (AAPSM) 100 CD MTT OPCHA (nm, ±, 10 %) (Additional specifications 14 on top of those 12for B Feature size Shifter control(4x Reticles; 400High End) Space Moderate aggressiveness (50 %) [OPCMA] EAPSM transmission (± %) Dense MTT (100 OPCMA %) (nm, ±, 10 %) [S100] Target Technology (nm) Semi-dense (~130 %) [S130] % [TR6] 6 Minimum feature Low size aggressiveness (~65 %, isolated) (75 %) [OPCLA] Minimum pitch (200 MTT %) OPCLA (nm, ±, 10 %) AAPSM 9 % chrome 800 level [TR9] MTT (% of the Target) 5 CD control Uniformity (% of the Target) 4 OPC present but not specified Mask technology [OPCNO] code (different * from BIM) * CD mean-to-target (MTT, nm, ±) EAPSM Phase Reticle (± degree type (deg)) /AAPSM Target 18026
27 WP5 : Reticle printability 157nm mask substrates present blank specs considered for MSVII: birefringence <1nm/cm (polarized!!), still specified at 633nm and unknown size at 157nm!! flatness <0.5um already available from AGC Preparing for first MSVII printing performance characterization reticle Preparing for VUV lamp cleaning Received first 157nm masks and substrates only Sopra PUV tool will accommodate reticle measurements (installation 9/2002) VUV lamp cleaning unit will be installed 9/2002 Analyser arm Goniometer Mapping stage Polariser arm + spectrometer 27
28 WP6: Lithography modeling Participant : CNRS-LTM Objectives Assess different resist models and calibrate according to experimental data of WP2 and WP3 Evaluate through simulation the performance and limits of 157nm lithography, compare with alternative solution if available (e.g. 193nm+PSM for the 70nm node). Evaluate the relevance of using scalar high NA models. Determine the influence of the polarization on the aerial image through the use of rigorous electromagnetic models. 28
29 WP6: Lithography modeling Assessment + calibration of resist models Data fitting: Use a fitting formula that relies on as much physical basis as possible Perform a global fit of the Bossung curve family Isofocal CD, focus offset, are drawn directly from the fit CD (µm) Defocus (µm) 29
30 Model assessment: WP6: Lithography modeling aerial image, diffused aerial image, aerial image + variable diffusion, lumped parameter 20.00% 18.00% 16.00% 14.00% Aerial image only Aerial image + gaussian noise model Aerial image only + variable gaussian noise model Lumped Parameters 12.00% 10.00% 8.00% 6.00% 4.00% 2.00% 0.00% Iso Iso σ=0.6 σ=0.85 Mean prediction errors: 30
31 WP6: Lithography modeling Results for contact JSR M79Y resist 450nm thick+ 57nm DUV30 Contacts 200nm (pitch 320 and 640nm) and 220nm (pitch 320 and 720nm) CD (µm) CD (µm) CD (µm) Defocus (µm) defocus (µm) Defocus (µm) With best gaussian noise (26nm) mean CD error =4% 31
32 WP6: Lithography modeling Conclusion Aerial image + gaussian noise is a simple and efficient model valid for lines and contacts at various wavelength (CD error 2% to 5%) Variable gaussian noise does not improve the results significantly Lumped parameters provides poor prediction accuracy 32
33 Acknowledgements International Sematech K. Turnquest, V. Graffenberg, M. Rodriguez, S. Patel, G. Rich, D. Miller Selete T. Itani, O. Yamabe, S. Miyoshi, T. Suganaga, T Furukawa IMEC S. Beckx, S. Locorontondo Infineon N. Heusinger, M. Kern, B. Ruppenstein,E. Richter, W.D. Domke, K. Elian 33
Sensors and Metrology. Outline
Sensors and Metrology A Survey 1 Outline General Issues & the SIA Roadmap Post-Process Sensing (SEM/AFM, placement) In-Process (or potential in-process) Sensors temperature (pyrometry, thermocouples, acoustic
More informationEUV Lithography Status and Key Challenges for HVM Implementation
EUV Lithography Status and Key Challenges for HVM Implementation Sam Intel Corporation Moore s Law at Intel 10 Feature Size (um) 100 Cell Area (sq um) 1 10 0.5x every 2 years 0.1 1 0.01 1970 1980 1990
More informationChromeless Phase Lithography (CPL)
Chromeless Phase Lithography (CPL) Chromeless Phase Lithography or CPL is a recent development in the area of phase shifting technology that is extending the perceived k 1 limits and has the potential
More information157nm Lithography with High Numerical Aperture Lens for the 70nm Technology Node
157nm Lithography with High Numerical Aperture Lens for the 70nm Technology Node Toshifumi Suganaga*, Noriyoshi Kanda, Jae-Hwan KIM, Osamu Yamabe, Kunio Watanabe, Takamitsu Furukawa, Seiro Miyoshi and
More informationHigh Optical Density Photomasks For Large Exposure Applications
High Optical Density Photomasks For Large Exposure Applications Dan Schurz, Warren W. Flack, Makoto Nakamura Ultratech Stepper, Inc. San Jose, CA 95134 Microlithography applications such as advanced packaging,
More informationCopyright 2004 by the Society of Photo-Optical Instrumentation Engineers.
Copyright 2 by the Society of Photo-Optical Instrumentation Engineers. This paper was published in the proceedings of the 2th Annual BACUS Symposium on Photomask Technology, SPIE Vol. 67- and is made available
More informationEUV Lithography Towards Industrialization
EUV Lithography Towards Industrialization Wim van der Zande, Director of Research, ASML Dublin Meeting November 2014 Slide 2 Agenda EUV benefit and status at customers Towards higher productivity Summary
More informationEUVL Readiness for High Volume Manufacturing
EUVL Readiness for High Volume Manufacturing Britt Turkot Intel Corporation Outline Exposure Tool Progress Power Availability Intel demo results Reticle Defectivity Pellicle Materials Conclusion 2 Source
More informationCopyright 2000 by the Society of Photo-Optical Instrumentation Engineers.
Copyright 2 by the Society of Photo-Optical Instrumentation Engineers. This paper was published in the proceedings of Photomask and X-Ray Mask Technology VII SPIE Vol. 466, pp. 172-179. It is made available
More informationDUV ( nm ) Characterization of Materials: A new instrument, the Purged UV Spectroscopic Ellipsometer,
WISE 2000, International Workshop on Spectroscopic Ellipsometry, 8 9 May 2000 DUV (150 350nm ) Characterization of Materials: A new instrument, the Purged UV Spectroscopic Ellipsometer, Pierre BOHER,,
More informationActinic review of EUV masks: First results from the AIMS EUV system integration
Invited Paper Actinic review of EUV masks: First results from the AIMS EUV system integration Markus R. Weiss* a, Dirk Hellweg a, Jan Hendrik Peters b, Sascha Perlitz b, Anthony Garetto b, Michael Goldstein
More informationCurrent status, challenges, and outlook of EUV Lithography for High Volume Manufacturing
Current status, challenges, and outlook of EUV Lithography for High Volume Manufacturing Britt Turkot Intel Corporation Outline Milestone Progress Exposure Tool Reticle Pellicle Infrastructure HVM Considerations
More informationSimulation and characterization of surface and line edge roughness in photoresists before and after etching
Simulation and characterization of surface and line edge roughness in photoresists before and after etching Motivation of this work : Sub 100nm lithographic features often suffer from roughness. Need to
More informationBossung Curves; an old technique with a new twist for sub-90 nm nodes Terrence E. Zavecz TEA Systems
Phone: (+01) 610 682 4146 Email: Info@TEAsystems.com http://www.teasystems.com TEA Systems Corporation 65 Schlossburg St. Alburtis, PA 18011 USA Bossung Curves; an old technique with a new twist for sub-90
More informationADVANCED IMAGING AND OVERLAY PERFORMANCE OF A DUV STEP & SCAN SYSTEM
ADVANCED IMAGING AND OVERLAY PERFORMANCE OF A DUV STEP & SCAN SYSTEM Jan van Schoot, Bert Koek, Chris de Mol, Peter van Oorschot. ASML Veldhoven, The Netherlands This paper was first presented at the Semicon/
More informationPhotomasks. Photolithography Evolution 9/11/2004 ECE580- MPE/MASKS/PHOTOMASKS.PPT
Photolithography Evolution 1 : Evolution 2 Photomasks Substrates: Type : thermal expansion Chrome Pellicles Mask: OPC and PSM Fabrication: E-Beam or Laser 3 Photomask Information Websites: http://www.photronics.com/internet/corpcomm/publications/basics101/basics.
More informationHyper-NA imaging of 45nm node random CH layouts using inverse lithography
Hyper-NA imaging of 45nm node random CH layouts using inverse lithography E. Hendrickx* a, A. Tritchkov b, K. Sakajiri b, Y. Granik b, M. Kempsell c, G. Vandenberghe a a IMEC, Kapeldreef 75, B-3001, Leuven,
More informationHigh NA the Extension Path of EUV Lithography. Dr. Tilmann Heil, Carl Zeiss SMT GmbH
High NA the Extension Path of EUV Lithography Dr. Tilmann Heil, Carl Zeiss SMT GmbH Introduction This talk is about resolution. Resolution λ = k 1 NA High-NA NA 0.33 0.4 0.5 0.6 Resolution @ k1=0.3 single
More informationFabrication Engineering at the Micro- and Nanoscale, by Stephen Campbell, 4 th Edition, Oxford University Press
Fabrication Engineering at the Micro- and Nanoscale, by Stephen Campbell, 4 th Edition, Oxford University Press Errata, by Chris Mack, chris@lithoguru.com While teaching out of this book at the University
More information193 nm STEP AND SCAN LITHOGRAPHY
193 nm STEP AND SCAN LITHOGRAPHY Guy Davies, Judon Stoeldraijer, Barbra Heskamp, Jan Mulkens, Joost Sytsma, Hans Bakker ASML BV, De Run 111, 553 LA Veldhoven, The Netherlands Holger Glatzel, Christian
More informationCharacterization of Optical Proximity Correction Features
Characterization of Optical Proximity Correction Features John Allgair, Michelle Ivy, Kevin Lucas, John Sturtevant Motorola APRDL, Austin, TX 7871 Richard Elliott, Chris A. Mack, Craig MacNaughton, John
More informationResist material for negative tone development process
Resist material for negative tone development process FUJIFILM Corporation Electronic Materials Research Laboratories P-1 Outline 1. Advantages of negative tone imaging for DP 2. Process maturity of negative
More informationOverview of EUV Lithography and EUV Optics Contamination
Accelerating the next technology revolution Overview of EUV Lithography and EUV Optics Contamination Andrea Wüest NIST Contamination WS Gaithersburg, MD June 2, 2009 Copyright 2008 SEMATECH, Inc. SEMATECH,
More informationPhotolithography Overview 9/29/03 Brainerd/photoclass/ECE580/Overvie w/overview
http://www.intel.com/research/silicon/mooreslaw.htm 1 Moore s law only holds due to photolithography advancements in reducing linewidths 2 All processing to create electric components and circuits rely
More informationSCI. Scientific Computing International. Scientific Computing International. FilmTek. Raising Thin Film Metrology Performance to a New Level
FilmTek Raising Thin Film Metrology Performance to a New Level 1 Through Silicon Via (TSV) Metrology FilmTek TM TM TSV TSV Metrology Advantages Measure high aspect ratio TSV structures (up to 30:1) Measure
More informationPhotolithography II ( Part 1 )
1 Photolithography II ( Part 1 ) Chapter 14 : Semiconductor Manufacturing Technology by M. Quirk & J. Serda Bjørn-Ove Fimland, Department of Electronics and Telecommunication, Norwegian University of Science
More informationAnalysis of carbon contamination on EUV mask using CSM/ ICS
Analysis of carbon contamination on EUV mask using CSM/ ICS Jae Uk Lee 1, Chang Young Jeong 1, Sangsul Lee 1, Jong Gul Doh 1,, Dong Geun Lee 2, Seong-Sue Kim 2, Han-Ku Cho 2, Seung-yu Rah 3 and Jinho Ahn
More informationLecture 14 Advanced Photolithography
Lecture 14 Advanced Photolithography Chapter 14 Wolf and Tauber 1/74 Announcements Term Paper: You are expected to produce a 4-5 page term paper on a selected topic (from a list). Term paper contributes
More informationChapter 3 : ULSI Manufacturing Technology - (c) Photolithography
Chapter 3 : ULSI Manufacturing Technology - (c) Photolithography 1 Reference 1. Semiconductor Manufacturing Technology : Michael Quirk and Julian Serda (2001) 2. - (2004) 3. Semiconductor Physics and Devices-
More informationEUV lithography industrialization for HVM
EUV lithography industrialization for HVM Michael Lercel Director, Strategic Marketing, Tokyo Outline Slide 2 NXE Roadmap NXE:3400B performance Reticle front-side defectivity EUV source roadmap EUV extendibility
More informationMicro- and Nano-Technology... for Optics
Micro- and Nano-Technology...... for Optics U.D. Zeitner Fraunhofer Institut für Angewandte Optik und Feinmechanik Jena Today: 1. Introduction E. Bernhard Kley Institute of Applied Physics Friedrich-Schiller
More informationTechnology Choices, Challenges and Timing Requirements for Nanolithography at the 32nm Node and Beyond
Technology Choices, Challenges and Timing Requirements for Nanolithography at the 32nm Node and Beyond Christof Krautschik Technology & Manufacturing Group External Programs Intel, Santa Clara, CA October
More informationCopyright 1999 by the Society of Photo-Optical Instrumentation Engineers.
Copyright 1999 by the Society of Photo-Optical Instrumentation Engineers. This paper was published in the proceedings of Advances in Resist Technology and Processing XVI, SPIE Vol. 3678, pp. 1-1011. It
More informationEUREKA: A new Industry EUV Research Center at LBNL
EUREKA: A new Industry EUV Research Center at LBNL Patrick Naulleau Center for X-ray Optics Lawrence Berkeley National Laboratory Berkeley Lab MSD Materials Sciences Division 1 Operating model Core operational
More informationASML Approach to Euv Reticle Handling
ASML Approach to Euv Reticle Handling Mask Workshop Antwerp Henk Meijer 3-October-2003 / Slide 1 Presentation Agenda Unique features of EUV reticles Contamination
More informationUNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences. Professor Ali Javey. Fall 2009.
UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences EE143 Professor Ali Javey Fall 2009 Exam 1 Name: SID: Closed book. One sheet of notes is allowed.
More informationSensors and Metrology
Sensors and Metrology A Survey 1 Outline General Issues & the SIA Roadmap Post-Process Sensing (SEM/AFM, placement) In-Process (or potential in-process) Sensors temperature (pyrometry, thermocouples, acoustic
More informationProgress on ASML s EUV Alpha Demo Tool
Progress on ASML s EUV Alpha Demo Tool Noreen Harned 1, Peter Kuerz 3, Hans Meiling 2, Bas Mertens 5, Gregor van Baars 4 3rd International EUVL Symposium 2 November 2004 1 ASML, Wilton, CT; 2 ASML, Veldhoven,
More informationTable of Contents. Foreword... Jörge DE SOUSA NORONHA. Introduction... Michel BRILLOUËT
Table of Contents Foreword... Jörge DE SOUSA NORONHA Introduction... Michel BRILLOUËT xi xvii Chapter 1. Photolithography... 1 Philippe BANDELIER, Anne-Laure CHARLEY and Alexandre LAGRANGE 1.1. Introduction...
More informationModel 2300XP PSL & Process-Particle Wafer Deposition System
Model 2300XP PSL & Process-Particle Wafer Deposition System Deposit PSL spheres on wafers to create NISTtraceable PSL size standards for - calibrating wafer inspection systems - providing fab-wide and
More informationDouble patterning for 32nm and below: an update. Jo Finders, Mircea Dusa, Bert Vleeming, Birgitt Hepp, Henry Megens ASML
Double patterning for 32nm and below: an update Jo Finders, Mircea Dusa, Bert Vleeming, Birgitt Hepp, Henry Megens ASML Mireille Maenhoudt, Shaunee Cheng, Tom Vandeweyer IMEC / Slide 1
More informationLithography Challenges Moore s Law Rising Costs and Challenges of Advanced Patterning
Lithography Challenges Moore s Law Rising Costs and Challenges of Advanced Patterning SEMI Texas Spring Forum May 21, 2013 Austin, Texas Author / Company / Division / Rev. / Date A smartphone today has
More informationUpdate in Material and Process Technologies for 2.5/3D IC Dr. Rainer Knippelmeyer CTO and VP R&D, SÜSS MicroTec AG
Update in Material and Process Technologies for 2.5/3D IC Dr. Rainer Knippelmeyer CTO and VP R&D, SÜSS MicroTec AG TEMPORARY BONDING / DEBONDING AS THIN WAFER HANDLING SOLUTION FOR 3DIC & INTERPOSERS Device
More informationSpectroscopic Critical Dimension technology (SCD) for Directed Self Assembly
Spectroscopic Critical Dimension technology (SCD) for Directed Self Assembly Senichi Nishibe a, Thaddeus Dziura a, Venkat Nagaswami a, Roel Gronheid b a KLA-Tencor Corporation, 1 Technology Drive, Milpitas
More informationDan Smith 2016 EUV Mask Pellicle TWG San Jose CA 21 Feb 2016
ASML NXE Pellicle progress update Dan Smith 2016 EUV Mask Pellicle TWG San Jose CA 21 Feb 2016 Contents Slide 2 Introduction: a look back at 2015 NXE Pellicle update Pellicle film development NXE Scanner
More informationDeveloper-soluble Gap fill materials for patterning metal trenches in Via-first Dual Damascene process
Developer-soluble Gap fill materials for patterning metal trenches in Via-first Dual Damascene process Mandar Bhave, Kevin Edwards, Carlton Washburn Brewer Science, Inc., 2401 Brewer Dr., Rolla, MO 65401,
More informationE152 Standard Revision: EUV-pod Reticle Carrier
E152 Standard Revision: EUV-pod Reticle Carrier February 27, 2011, San Jose EUV Reticle Handling TF Co-chairs/Key Contributors: Long He (Intel), David Halbmaier (Entegris), John Lystad (Entegris), John
More informationFigure 1 below shows the generic process flow of an LELE method of double patterning.
Multilayer Double Patterning MCEE 505/605 LM&P Rajiv Sejpal (585) 622-8081 rns4256@rit.edu Dept. of Microelectronics Engineering, Rochester Institute of Technology GOAL Due to the delay in next generation
More informationDesign Study. Carl Zeiss Microelectronic Systems GmbH Enabling the Nano-Age World
Carl Zeiss Microelectronic Systems GmbH Enabling the Nano-Age World,AIMS EUV Development Design Study Karl-Heinz Bechstein, Mathias Esselbach, Wolfgang Harnisch, Norbert Rosenkranz, Thomas Scherübl, Holger
More informationEE-612: Lecture 22: CMOS Process Steps
EE-612: Lecture 22: CMOS Process Steps Mark Lundstrom Electrical and Computer Engineering Purdue University West Lafayette, IN USA Fall 2006 NCN www.nanohub.org Lundstrom EE-612 F06 1 outline 1) Unit Process
More informationScreening of basic resist materials and PAGs for EUV-Lithography
Screening of basic resist materials and PAGs for EUV-Lithography 1. Int. EUVL-Symposium, Dallas, TX Klaus Lowack, Wolf-Dieter Domke, liver Kirch, Karl Kragler, Heinz-Ulrich Scheunemann* Infineon Technologies
More informationCase Study of Electronic Materials Packaging with Poor Metal Adhesion and the Process for Performing Root Cause Failure Analysis
Case Study of Electronic Materials Packaging with Poor Metal Adhesion and the Process for Performing Root Cause Failure Analysis Dr. E. A. Leone BACKGRUND ne trend in the electronic packaging industry
More informationSTANDARD: SPECIFICATION FOR PROTECTIVE ENCLOSURE AND CARRIER SYSTEMS USED TO TRANSPORT AND STORE ( INCH EUV RETICLES
Entegris Edit -SEMI Draft Document (10-11-2006 Revision) NEW STANDARD: SPECIFICATION FOR PROTECTIVE ENCLOSURE AND CARRIER SYSTEMS USED TO TRANSPORT AND STORE 6 INCH EUV RETICLES This specification draft
More informationIntroduction. Photoresist : Type: Structure:
Photoresist SEM images of the morphologies of meso structures and nanopatterns on (a) a positively nanopatterned silicon mold, and (b) a negatively nanopatterned silicon mold. Introduction Photoresist
More informationUse of Layout Automation and Design Based Metrology for Defect Test Mask Design and Verification
Use of Layout Automation and Design Based Metrology for Defect Test Mask Design and Verification Chris Spence, Cyrus Tabery, Andre Poock *, Arndt C. Duerr #, Thomas Witte #, Jan Fiebig #, Jan Heumann #
More informationWorld-wide Standardization Effort on Leaching Measurement Methodology
World-wide Standardization Effort on Leaching Measurement Methodology Roel Gronheid 1, Christina Baerts 1, Stefan Caporale 2, Jim Alexander 2, Ben Rathsack 3, Steven Scheer 3, Katsumi Ohmori 4, Bryan Rice
More informationT h e Y i e l d M a n a g e m e n t C o m p a n y Electrostatic Compatibility in Photolithography An OEM perspective
T h e Y i e l d M a n a g e m e n t C o m p a n y Electrostatic Compatibility in Photolithography An OEM perspective Jeff Bruner Compliance Engineering Project Manager KLA-Tencor RAPID Division Topics
More informationEvolution of Optical Lithography towards 22nm and beyond Donis Flagello
Evolution of Optical Lithography towards 22nm and beyond Donis Flagello Slide 1 ArF water immersion lithography cannot image 32 nm HP in SE 200 Resolution, Shrink (nm) 100 80 60 40 30 AT:1200 Logic NAND
More informationLATEST INSIGHTS IN MATERIAL AND PROCESS TECHNOLOGIES FOR INTERPOSER AND 3D STACKING
LATEST INSIGHTS IN MATERIAL AND PROCESS TECHNOLOGIES FOR INTERPOSER AND 3D STACKING European 3D TSV Summit, January 22-23, 2013, Grenoble Dr. Rainer Knippelmeyer, CTO and VP of R&D, GM Product Line Bonder
More informationActual Measurement Data Obtained On New 65nm Generation Mask Metrology Tool Set
Actual Measurement Data Obtained On New 65nm Generation Mask Metrology Tool Set Jochen Bender, Michael Ferber, Klaus-Dieter Röth, Gerhard Schlüter, Walter Steinberg, Leica Microsystems Semiconductor GmbH,
More informationLitho scenario solutions for FinFET SRAM 22nm node
See discussions, stats, and author profiles for this publication at: https://www.researchgate.net/publication/51695 Litho scenario solutions for FinFET SRAM nm node ARTICLE in PROCEEDINGS OF SPIE - THE
More informationEffects of Chrome Pattern Characteristics on Image Placement due to the Thermomechanical Distortion of Optical Reticles During Exposure
Effects of Chrome Pattern Characteristics on Image Placement due to the Thermomechanical Distortion of Optical Reticles During Exposure A. Abdo, ab L. Capodieci, a I. Lalovic, a and R. Engelstad b a Advanced
More informationAccurate and Reliable Optical CD of MuGFET down to 10nm
Accurate and Reliable Optical D of MuGFET down to 1nm P Leray 1, G F Lorusso 1, heng 1, N ollaert 1, M Jurczak 1, hirke 2 1 IME, Kapeldreef 75, B31, Leuven, Belgium 2 VLI tandard, 387 N 1st treet an Jose
More informationCopyright 2001 by the Society of Photo-Optical Instrumentation Engineers.
Copyright 2001 by the Society of Photo-Optical Instrumentation Engineers. This paper was published in the proceedings of the 21 st Annual BACUS Symposium on Photomask Technology SPIE Vol. 4562, pp. 486-495.
More informationFunctional Materials for Advanced Patterning Robert D. Allen. IBM Almaden Research Center
Functional Materials for Advanced Patterning Robert D. Allen Business Unit or Product Name IBM Almaden Research Center 2003 IBM Corporation Resists/Materials for Advanced Patterning Trends in Lithography
More informationcustom reticle solutions
custom reticle solutions 01 special micro structures Pyser Optics has over 60 years experience in producing high quality micro structure products. These products are supplied worldwide to industries including
More informationMore on Stochastics and the Phenomenon of Line-Edge Roughness
More on Stochastics and the Phenomenon of Line-Edge Roughness Chris A. Mack 34 th International Photopolymer Science and Technology Conference Chiba, Japan, June 28, Conclusions We need more than just
More informationMask induced polarization effects at high NA
Mask induced polarization effects at high NA Andrew Estroff, Yongfa Fan, Anatoly Bourov, Bruce Smith Rochester Institute of Technology, Microelectronic Engineering, Rochester, NY 14623 Philippe Foubert,
More informationMethodology of modeling and simulating line-end shortening effects in deep-uv resist
Methodology of modeling and simulating line-end shortening effects in deep-uv resist Mosong Cheng*, Ebo Croffie, Andrew Neureuther Electronics Research Laboratory Department of Electrical Engineering and
More informationMonitoring EUV Reticle Molecular Contamination on ASML s Alpha Demo Tool
Monitoring EUV Reticle Molecular Contamination on ASML s Alpha Demo Tool Uzodinma Okoroanyanwu, 1 Aiqin Jiang, 2 Kornelia Dittmar, 3 Torsten Fahr, 3 Thomas Laursen, 2 Obert Wood, 1 Kevin Cummings, 2 Christian
More informationA Parameter Extraction Framework for DUV Lithography Simulation
A Parameter Extraction Framework for DUV Lithography Simulation Nickhil Jakatdar 1, Junwei Bao, Costas J. Spanos Dept. of Electrical Engineering and Computer Sciences, University of California at Berkeley,
More informationCritical Dimension Uniformity using Reticle Inspection Tool
Critical Dimension Uniformity using Reticle Inspection Tool b Mark Wylie, b Trent Hutchinson, b Gang Pan, b Thomas Vavul, b John Miller, b Aditya Dayal, b Carl Hess a Mike Green, a Shad Hedges, a Dan Chalom,
More informationTitle: ASML Stepper Semiconductor & Microsystems Fabrication Laboratory Revision: B Rev Date: 12/21/2010
Approved by: Process Engineer / / / / Equipment Engineer 1 SCOPE The purpose of this document is to detail the use of the ASML PAS 5500 Stepper. All users are expected to have read and understood this
More informationImproving resist resolution and sensitivity via electric-field enhanced postexposure baking
Improving resist resolution and sensitivity via electric-field enhanced postexposure baking Mosong Cheng, a) Lei Yuan, Ebo Croffie, and Andrew Neureuther Electronics Research Laboratory, University of
More informationUHF-ECR Plasma Etching System for Dielectric Films of Next-generation Semiconductor Devices
UHF-ECR Plasma Etching System for Dielectric Films of Next-generation Semiconductor Devices 1 UHF-ECR Plasma Etching System for Dielectric Films of Next-generation Semiconductor Devices Katsuya Watanabe
More informationDevelopment of Lift-off Photoresists with Unique Bottom Profile
Transactions of The Japan Institute of Electronics Packaging Vol. 8, No. 1, 2015 [Technical Paper] Development of Lift-off Photoresists with Unique Bottom Profile Hirokazu Ito, Kouichi Hasegawa, Tomohiro
More informationLawrence Berkeley National Laboratory Lawrence Berkeley National Laboratory
Lawrence Berkeley National Laboratory Lawrence Berkeley National Laboratory Title Spatial scaling metrics of mask-induced induced line-edge roughness Permalink https://escholarship.org/uc/item/5rc666c3
More informationThe MEEF Shall Inherit the Earth
The MEEF Shall Inherit the Earth. 1 1 2 2.3 4 Will Conley, Cesar Garza, Mircea Dusa, Robert Socha, Joseph Bendik, Chris Mack 1Motorola Austin, TX 2ASML Mask Tools San Jose, CA 3Dynamic Intelligence Inc.
More informationFiducial Marks for EUV mask blanks. Jan-Peter Urbach, James Folta, Cindy Larson, P.A. Kearney, and Thomas White
Fiducial Marks for EUV mask blanks Jan-Peter Urbach, James Folta, Cindy Larson, P.A. Kearney, and Thomas White Fiducial marks are laser scribed on 200 mm wafers to enable defect registration on metrology
More informationPassionately Innovating With Customers To Create A Connected World
Passionately Innovating With Customers To Create A Connected World Multi Die Integration Can Material Suppliers Meet the Challenge? Nov 14, 2012 Jeff Calvert - R&D Director, Advanced Packaging Technologies
More informationSEMATECH Knowledge Series 2010
SEMATECH Knowledge Series 2010 Summary of the SEMATECH Workshop on Directed Self Assembly Lloyd Litt SEMATECH/GF Bill Hinsberg - IBM 20 October 2010 Kobe, Japan Copyright 2010 Advanced Materials Research
More informationHigh-resolution Characterization of Organic Ultrathin Films Using Atomic Force Microscopy
High-resolution Characterization of Organic Ultrathin Films Using Atomic Force Microscopy Jing-jiang Yu Nanotechnology Measurements Division Agilent Technologies, Inc. Atomic Force Microscopy High-Resolution
More informationMICRO AND NANOPROCESSING TECHNOLOGIES
LECTURE 5 MICRO AND NANOPROCESSING TECHNOLOGIES Introduction Ion lithography X-ray lithography Soft lithography E-beam lithography Concepts and processes Lithography systems Masks and resists Chapt.9.
More informationCopyright 2001 by the Society of Photo-Optical Instrumentation Engineers.
Copyright 2001 by the Society of Photo-Optical Instrumentation Engineers. This paper was published in the proceedings of Advances in Resist Technology and Processing XVIII, SPIE Vol. 4345, pp. 1013-1021.
More informationWe published the text from the next page.
Title:Shedding light on EUV mask inspection Authors:Kazunori Seki, Karen Badger, Emily Gallagher, Toshio Konishi, Gregory McIntyre Publisher:Photomask Japan 2012(SPIE) Citation:Kazunori Seki, Karen Badger,
More informationTechnologies VII. Alternative Lithographic PROCEEDINGS OF SPIE. Douglas J. Resnick Christopher Bencher. Sponsored by. Cosponsored by.
PROCEEDINGS OF SPIE Alternative Lithographic Technologies VII Douglas J. Resnick Christopher Bencher Editors 23-26 February 2015 San Jose, California, United States Sponsored by SPIE Cosponsored by DNS
More information= n. Psin. Qualitative Explanation of image degradation by lens + 2. parallel optical beam. θ spatial frequency 1/P. grating with.
Qualitative Explanation of image degradation by lens Mask + 2 lens wafer plane +1 φ 0 parallel optical beam -2-1 grating with θ spatial frequency 1/P Psin φ = n λ n = 0, ± 1, ± 2,... L S P l m P=2L sin
More informationNanostructures Fabrication Methods
Nanostructures Fabrication Methods bottom-up methods ( atom by atom ) In the bottom-up approach, atoms, molecules and even nanoparticles themselves can be used as the building blocks for the creation of
More informationFabrication of Sub-Quarter-Micron Grating Patterns by Employing Lithography
MCROU,!~'O~C ELSEVER Microelectronic Engineering 46 (1999) 173-177 Fabrication of Sub-Quarter-Micron Grating Patterns by Employing Lithography DUV Holographic L. A. Wang*, C. H. Lin and J. H. Chen nstitute
More informationSilicon VLSI Technology. Fundamentals, Practice and Modeling
Text Book: Silicon VLSI Technology Fundamentals, Practice and Modeling Authors: J. D. Plummer, M. D. Deal, and P. B. Griffin Photolithography (Chap. 1) Basic lithography process Apply photoresist Patterned
More informationAutomatic Classification and Defect Verification Based on Inspection Technology with Lithography Simulation
Automatic Classification and Defect Verification Based on Inspection Technology with Lithography Simulation Masaya Kato a, Hideki Inuzuka a, Takeshi Kosuge a, Shingo Yoshikawa a, Koichi Kanno a, Hidemichi
More informationA Novel Approach to TSV Metallization based on Electrografted Copper Nucleation Layers. Claudio Truzzi, PhD Chief Technology Officer Alchimer
A Novel Approach to TSV Metallization based on Electrografted Copper Nucleation Layers Claudio Truzzi, PhD Chief Technology Officer Alchimer Overview Introduction Electrografting (eg) Technology Description
More informationCUSTOM RETICLE SOLUTIONS
CUSTOM RETICLE SOLUTIONS Special Micro Structures Pyser-SGI has over 60 years experience in producing high quality micro structure products. These products are supplied worldwide to industries including
More informationPatterning Challenges and Opportunities: Etch and Film
Patterning Challenges and Opportunities: Etch and Film Ying Zhang, Shahid Rauf, Ajay Ahatnagar, David Chu, Amulya Athayde, and Terry Y. Lee Applied Materials, Inc. SEMICON, Taiwan 2016 Sept. 07-09, 2016,
More informationSolliance. Perovskite based PV (PSC) Program. TKI Urban Energy Days l e d b y i m e c, E C N a n d T N O
Solliance Perovskite based PV (PSC) Program TKI Urban Energy Days - 2017-06-21 l e d b y i m e c, E C N a n d T N O 2 Bringing together research and industry Providing insight and know-how to all partners
More informationDouble patterning for 32nm and below: an update. ASML US Inc, 4211 Burton Dr. Santa Clara, CA, USA. IMEC vzw, Kapeldreef 75, B-3001 Heverlee, Belgium;
Double patterning for 32nm and below: an update Jo Finders (a), Mircea Dusa (b) Bert Vleeming (a) Henry Megens (a) Birgitt Hepp (a) Mireille Maenhoudt (c), Shaunee Cheng (c), Tom Vandeweyer (c) (a) ASML,
More informationEUV Lithography and EUVL sources: from the beginning to NXE and beyond. V. Banine
EUV Lithography and EUVL sources: from the beginning to NXE and beyond. V. Banine Content EUV lithography: History and status EUV sources- historical perspective: Age of choice Age of Xe Age of Sn Age
More informationHigh-resolution EUV Microstepper tool for resist testing & technology evaluation
High-resolution EUV Microstepper tool for resist testing & technology evaluation A Brunton, J Cashmore, P Elbourn, G Elliner, M Gower, P Grünewald, M Harman, S Hough, N McEntee, S Mundair, D Rees, P Richards,
More informationPerformance Enhancement of 157 nm Newtonian Catadioptric Objectives
Performance Enhancement of 157 nm Newtonian Catadioptric Objectives James Webb, Timothy Rich, Anthony Phillips and Jim Cornell Corning Tropel Corporation, 60 O Connor Rd, Fairport, NY 14450, 585-377-3200
More informationEUVL for HVM: Progress Update
EUVL for HVM: Progress Update Mark Phillips Intel Corporation EUVL Workshop, Maui, Hawaii, 17 June 2015, Mark Phillips (Intel) Outline EUV source and system performance EUV/193i complementary patterning
More information