CD4089 CMOS Binary Rate Multiplier

Size: px
Start display at page:

Download "CD4089 CMOS Binary Rate Multiplier"

Transcription

1 9 MOS inary Rate Multiplier Features igh Voltage Type (V Rating) ascadable in Multiples of its Set to Input and etect Output % Tested for Quiescent urrent at V V, V and V Parametric Ratings Standardized Symmetrical Output haracteristics Maximum Input urrent of µ at V Over Full Package Temperature Range; n at V and + o Noise Margin (Over Full Package/Temperature Range) - V at V = V - V at V = V -.V at V = V Meets ll Requirements of JEE Tentative Standard No. 3, Standard Specifications for escription of Series MOS evices pplications Numerical ontrol Instrumentation igital Filtering Frequency Synthesis escription 9MS is a low power bit digital rate multiplier that provides an output pulse rate that is the clock-input-pulse rate multiplied by / times the binary input. For example, when the binary input number is 3, there will be 3 output pulses for every input pulses. This device may be used in Pinout conjunction with an up/down counter and control logic used to perform arithmetic operations (adds, subtract, divide, raise to a power), solve algebraic and differential equations, generate natural logarithms and trigometric functions, / and / conversions, and frequency division. For words of more than bits, 9MS devices may be cascaded in two different modes: an dd mode and a Multiply mode (see Figures 3 and ). In the dd mode some of the gaps left by the more significant unit at the count of are filled in by the less significant units. For example, when two units are cascaded in the dd mode and programmed to and 3, respectively, the more significant unit will have output pulses for every input pulses and the other unit will have 3 output pulses for every input pulses for a total of 3 + = 9 In the Multiply mode the fraction programmed into the first rate multiplier is multiplied by the fraction programmed into the second multiplier. Thus the output rate will be x 3 = 3 The 9MS has an internal synchronous bit counter which, together with one of the four binary input bits, produces pulse trains as shown in Figure. If more than one binary input bit is high, the resulting pulse train is a combination of the separate pulse trains as shown in Figure. The 9MS is supplied in these -lead outline packages: raze Seal IP Frit Seal IP eramic Flatpack W R P Functional iagram SET TO INIIT (RRY) 3 7 9MS TOP VIEW 3 V ER SE INIIT IN (RRY) STROE INIIT (RRY) IN SET TO ER 3 9 IT INRY OUNTER INRY RTE SEET INPUTS 3 RTE SEET OGI STROE SE RTE PUTS VSS 9 V = VSS = 7 INIIT (RRY)

2 Specifications 9MS bsolute Maximum Ratings Supply Voltage Range, (V) V to +V (Voltage Referenced to VSS Terminals) Input Voltage Range, ll Inputs V to V +.V Input urrent, ny One Input ±m Operating Temperature Range o to + o Package Types, F, K, Storage Temperature Range (TSTG) o to + o ead Temperature (uring Soldering) o t istance / ± /3 Inch (.9mm ±.79mm) from case for s Maximum Reliability Information Thermal Resistance θ ja θ jc eramic IP and FRIT Package..... o /W o /W Flatpack Package o /W o /W Maximum Package Power issipation (P) at + o For T = - o to + o (Package Type, F, K) mw For T = + o to + o (Package Type, F, K).....erate inearity at mw/ o to mw evice issipation per Output Transistor mw For T = Full Package Temperature Range (ll Package Types) Junction Temperature o TE. EETRI PERFORMNE RTERISTIS GROUP IMITS PRMETER SYMO ONITIONS (NOTE ) SUGROUPS TEMPERTURE MIN M UNITS Supply urrent I V = V, VIN = V or GN + o - µ + o - µ V = V, VIN = V or GN 3 - o - µ Input eakage urrent II VIN = V or GN V = + o - - n + o - - n V = V 3 - o - - n Input eakage urrent II VIN = V or GN V = + o - n + o - n V = V 3 - o - n Output Voltage VO V = V, No oad,, 3 + o, + o, - o - mv Output Voltage VO V = V, No oad (Note 3),, 3 + o, + o, - o.9 - V Output urrent (Sink) IO V = V, V =.V + o.3 - m Output urrent (Sink) IO V = V, V =.V + o. - m Output urrent (Sink) IO V = V, V =.V + o 3. - m Output urrent (Source) IO V = V, V =.V + o m Output urrent (Source) IO V = V, V =.V + o - -. m Output urrent (Source) IO V = V, V = 9.V + o - -. m Output urrent (Source) IO V = V, V = 3.V + o m N Threshold Voltage VNT V = V, ISS = -µ + o V P Threshold Voltage VPT VSS = V, I = µ + o.7. V Functional F V =.V, VIN = V or GN 7 + o VO > VO < V V = V, VIN = V or GN 7 + o V/ V/ V = V, VIN = V or GN + o V = 3V, VIN = V or GN - o Input Voltage ow (Note ) VI V = V, VO >.V, VO <.V,, 3 + o, + o, - o -. V Input Voltage igh (Note ) Input Voltage ow (Note ) Input Voltage igh (Note ) NOTES: VI V = V, VO >.V, VO <.V,, 3 + o, + o, - o 3. - V VI VI V = V, VO > 3.V, VO <.V V = V, VO > 3.V, VO <.V. ll voltages referenced to device GN, % testing being implemented.. Go/No Go test with limits applied to inputs.,, 3 + o, + o, - o - V,, 3 + o, + o, - o - V 3. For accuracy, voltage is measured differentially to V. imit is.v max.

3 Specifications 9MS TE. EETRI PERFORMNE RTERISTIS GROUP IMITS PRMETER SYMO ONITIONS (NOTES, ) SUGROUPS TEMPERTURE MIN M UNITS TP V = V, VIN = V or GN 9 + o - 3 ns lock to Output TP, + o, - o - ns TP V = V, VIN = V or GN 9 + o - 7 ns lear to Out TP, + o, - o - ns TP3 V = V, VIN = V or GN 9 + o - ns ascade to Out TP3, + o, - o - 3 ns Transition Time TT V = V, VIN = V or GN 9 + o - ns TT, + o, - o - 7 ns Maximum lock Input F V = V, VIN = V or GN 9 + o. - Mz Frequency, + o, - o.9 - Mz NOTES:. = pf, R = K, Input TR, TF < ns.. - o and + o limits guaranteed, % testing being implemented. TE 3. EETRI PERFORMNE RTERISTIS IMITS PRMETER SYMO ONITIONS NOTES TEMPERTURE MIN M UNITS Supply urrent I V = V, VIN = V or GN, - o, + o - µ + o - µ V = V, VIN = V or GN, - o, + o - µ + o - 3 µ V = V, VIN = V or GN, - o, + o - µ + o - µ Output Voltage VO V = V, No oad, + o, + o, - mv - o Output Voltage VO V = V, No oad, + o, + o, - o Output Voltage VO V = V, No oad, + o, + o, - o Output Voltage VO V = V, No oad, + o, + o, - o - mv.9 - V V Output urrent (Sink) IO V = V, V =.V, + o.3 - m - o. - m Output urrent (Sink) IO V = V, V =.V, + o.9 - m - o. - m Output urrent (Sink) IO V = V, V =.V, + o. - m - o. - m Output urrent (Source) IO V = V, V =.V, + o m - o - -. m Output urrent (Source) IO V = V, V =.V, + o - -. m - o - -. m Output urrent (Source) IO V = V, V = 9.V, + o m - o - -. m Output urrent (Source) IO V =V, V = 3.V, + o - -. m - o - -. m

4 Specifications 9MS Input Voltage ow VI V = V, VO > 9V, VO < V, + o, + o, - o Input Voltage igh VI V = V, VO > 9V, VO < V, + o, + o, - o lock to Out lock to Out lock to Inhibit Out lock to Inhibit Out lear to Out ascade to Out lock to 9 or Out Inhibit In to Inhibit Out Set to Out Transition Time Maximum lock Input Frequency Minimum Inhibit-In Setup Time Minimum Inhibit-In Removal Time Minimum lock Pulse Width Maximum lock Rise and Fall Time TE 3. EETRI PERFORMNE RTERISTIS (ontinued) PRMETER SYMO ONITIONS NOTES TEMPERTURE TP TP TP TP - 3 V +7 - V V = V,, 3 + o - ns V = V,, 3 + o - ns V = V,, 3 + o - 9 ns V = V,, 3 + o - ns V = V,, 3 + o - ns TP V = V,, 3 + o - 7 ns V = V,, 3 + o - 3 ns V = V,, 3 + o - ns TP V = V,, 3 + o - ns V = V,, 3 + o - ns V = V,, 3 + o - ns TP TP TP3 TP3 TP TP TP7 TP7 TP TP TT TT V = V,, 3 + o - 3 ns V = V,, 3 + o - ns V = V,, 3 + o - 9 ns V = V,, 3 + o - 7 ns V = V,, 3 + o - ns V = V,, 3 + o - ns V = V,, 3 + o - ns V = V,, 3 + o - 3 ns V = V,, 3 + o - ns V = V,, 3 + o - ns V = V,, 3 + o - ns V = V,, 3 + o - 3 ns V = V,, 3 + o - ns V = V,, 3 + o - ns V = V,, 3 + o - ns F V = V,, 3 + o. - Mz V = V,, 3 + o 3. - Mz TSU V = V,, 3 + o - ns V = V,, 3 + o - ns V = V,, 3 + o - ns TREM V = V,, 3 + o - ns V = V,, 3 + o - 3 ns V = V,, 3 + o - ns TW V = V,, 3 + o - 33 ns V = V,, 3 + o - 7 ns V = V,, 3 + o - ns TR TF IMITS UNITS V = V,, 3, + o - µs V = V,, 3, + o - µs V = V,, 3, + o - µs MIN M

5 Specifications 9MS Minimum Set Removal Time Minimum lear Removal Time TE 3. EETRI PERFORMNE RTERISTIS (ontinued) PRMETER SYMO ONITIONS NOTES TEMPERTURE TREM V = V,, 3 + o - ns V = V,, 3 + o - ns V = V,, 3 + o - ns TREM V = V,, 3 + o - ns V = V,, 3 + o - ns V = V,, 3 + o - 3 ns Minimum Set or lear TW V = V,, 3 + o - ns Pulse Width V = V,, 3 + o - 9 ns V = V,, 3 + o - ns Input apacitance IN ny Input, + o - 7. pf NOTES:. ll voltages referenced to device GN.. The parameters listed on Table 3 are controlled via design or process and are not directly tested. These parameters are characterized on initial design release and upon design changes which would affect these characteristics. 3. = pf, R = K, Input TR, TF < ns.. If more than one unit is cascaded, TR should be made less than or equal to the sumof the transition time and the fixed propagation delay of the output of the driving stage for the estimated capacitive load. MIN IMITS M UNITS TE. POST IRRITION EETRI PERFORMNE RTERISTIS IMITS PRMETER SYMO ONITIONS NOTES TEMPERTURE MIN M UNITS Supply urrent I V = V, VIN = V or GN, + o - µ N Threshold Voltage VNT V = V, ISS = -µ, + o V N Threshold Voltage VTN V = V, ISS = -µ, + o - ± V elta P Threshold Voltage VTP VSS = V, I = µ, + o.. V P Threshold Voltage VTP VSS = V, I = µ, + o - ± V elta Functional F V = V, VIN = V or GN V = 3V, VIN = V or GN + o VO > V/ Time TP TP NOTES:. ll voltages referenced to device GN.. = pf, R = K, Input TR, TF < ns. VO < V/ V = V,, 3, + o -.3 x + o imit 3. See Table for + o limit.. Read and Record V ns TE. URN-IN N IFE TEST ET PRMETERS + o PRMETER SYMO ET IMIT Supply urrent - MSI- I ±.µ Output urrent (Sink) IO ± % x Pre-Test Reading Output urrent (Source) IO ± % x Pre-Test Reading TE. PPIE SUGROUPS MI-ST-3 ONFORMNE GROUP METO GROUP SUGROUPS RE N REOR Initial Test (Pre urn-in) %, 7, 9 I, IO, IO

6 Specifications 9MS ONFORMNE GROUP TE. PPIE SUGROUPS MI-ST-3 METO GROUP SUGROUPS RE N REOR Interim Test (Post urn-in) %, 7, 9 I, IO, IO Interim Test (Post urn-in) %, 7, 9 I, IO, IO P (Note ) %, 7, 9, eltas Interim Test 3 (Post urn-in) %, 7, 9 I, IO, IO P (Note ) %, 7, 9, eltas Final Test %, 3,,,, Group Sample,, 3, 7,,, 9,, Group Subgroup - Sample,, 3, 7,,, 9,,, eltas Subgroups,, 3, 9,, Subgroup - Sample, 7, 9 Group Sample,, 3,,, 9 Subgroups, 3 NOTE:. % Parameteric, 3% Functional; umulative for Static and. TE 7. TOT OSE IRRITION MI-ST-3 TEST RE N REOR ONFORMNE GROUPS METO PRE-IRR POST-IRR PRE-IRR POST-IRR Group E Subgroup, 7, 9 Table, 9 Table TE. URN-IN N IRRITION TEST ONNETIONS FUNTION OPEN GROUN V 9V ± -.V Static urn-in, -7 -, - (Note ) Static urn-in (Note ) ynamic urn- In (Note ) Irradiation (Note ), -7 -, 9- OSITOR kz kz -,,,, - 3,, -7 9, -7 -, 9- NOTES:. Each pin except V and GN will have a series resistor of K ± %, V = V ±.V. Each pin except V and GN will have a series resistor of 7K ± %; Group E, Subgroup, sample size is dice/wafer, failures, V = V ±.V

7 9MS ogic iagram * * * *3 Qd Qb * STROE * SE *9 Qb ER *3 SET TO * INIIT IN * SYNRO- NOUS IT INRY OUNTER Qb Qb Qb Qb Qd Qd Qd Qb Qd INIIT 7 V * INPUTS RE PROTETE Y MOS PROTETION NETWORK VSS FIGURE. OGI IGRM

8 9MS TRUT TE INPUTS PUTS NUMER OF PUSES OR INPUT OGI EVE ( = ow; = igh; = on t are) NUMER OF PUSES OR PUT OGI EVE ( = ow; = igh) K IN IN STR S R SET IN * Output same as the first lines of this truth table (depending on values,,, ) ** epends on internal state of counter ** ** * ** MOST SIGNIFINT IGIT EST SIGNIFINT IGIT MOST SIGNIFINT IGIT EST SIGNIFINT IGIT RM RM RM RM IN IN IN IN S IN IN S IN IN S IN IN S IN IN ST ER S ST ER S ST ER S ST ER S FIGURE. TWO 9MS s SE IN TE MOE WIT PRESET NUMER OF = 9 FIGURE 3. TWO 9MS s SE IN TE MUTI- PY MOE WIT PRESET NUMER OF = 3

9 9MS OUNTER STTE (S) INPUT = * INPUT = INPUT = PUT WVE TRINS (TERM ) (MS) INPUT = * N PUT IT MY E FIE IN TIS OUNTER STTE Y ESS SIGNIFINT 9 SE IN TE MOE Typical Performance haracteristics FIGURE. TIMING IGRM PUT OW (SINK) URRENT (IO) (m) 3 MIENT TEMPERTURE (T ) = + o GTE-TO-SOURE VOTGE (VGS) = V V V PUT OW (SINK) URRENT (IO) (m) MIENT TEMPERTURE (T ) = + o GTE-TO-SOURE VOTGE (VGS) = V V V RIN-TO-SOURE VOTGE (VS) (V) FIGURE. TYPI PUT OW (SINK) URRENT RTERISTIS RIN-TO-SOURE VOTGE (VS) (V) FIGURE. MINIMUM PUT OW (SINK) URRENT RTERISTIS RIN-TO-SOURE VOTGE (VS) (V) MIENT TEMPERTURE (T ) = + o GTE-TO-SOURE VOTGE (VGS) = -V -V -V PUT IG (SOURE) URRENT (IO) (m) RIN-TO-SOURE VOTGE (VS) (V) MIENT TEMPERTURE (T ) = + o GTE-TO-SOURE VOTGE (VGS) = -V -V -V PUT IG (SOURE) URRENT (IO) (m) FIGURE 7. TYPI PUT IG (SOURE) URRENT RTERISTIS FIGURE. MINIMUM PUT IG (SOURE) URRENT RTERISTIS

10 9MS Typical Performance haracteristics (ontinued) PROPGTION EY TIME (tp, tp) (ns) MIENT TEMPERTURE (T ) = + o SUPPY VOTGE (V) = V V V O PITNE () (pf) TRNSITION TIME (tt, tt) (ns) MIENT TEMPERTURE (T ) = + o SUPPY VOTGE (V) = V V V O PITNE () (pf) FIGURE 9. TYP. PROPGTION EY TIMES S FUNTION OF O PITNE ( OR STROE TO ) FIGURE. TYPI TRNSITION TIME S FUNTION OF O PITNE POWER ISSIPTION PER (P) (µw) 3 MIENT TEMPERTURE (T ) = + o SUPPY VOTGE (V) = V V V V = pf = pf 3 INPUT FREQUENY (fin) (kz) FIGURE. TYPI YNMI POWER ISSIPTION S FUNTION OF INPUT FREQUENY hip imensions and Pad ayout imensions in parenthesis are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils ( -3 inch). METIZTION: Thickness: kå kå,. PSSIVTION:.kÅ -.kå, Silane ON PS:. inches. inches MIN IE TIKNESS:.9 inches -. inches

DATASHEET CD40109BMS. Features. Description. Applications. Functional Diagram. Pinout. CMOS Quad Low-to-High Voltage Level Shifter

DATASHEET CD40109BMS. Features. Description. Applications. Functional Diagram. Pinout. CMOS Quad Low-to-High Voltage Level Shifter DATASHEET CD19BMS CMOS Quad Low-to-High Voltage Level Shifter Features High Voltage Type (V Rating) Independence of Power Supply Sequence Considerations - can Exceed - Input Signals can Exceed Both and

More information

DATASHEET CD4017BMS, CD4022BMS. Features. Applications. Pinouts. Functional Diagrams. CMOS Counter/Dividers. FN3297 Rev 0.00 Page 1 of 10.

DATASHEET CD4017BMS, CD4022BMS. Features. Applications. Pinouts. Functional Diagrams. CMOS Counter/Dividers. FN3297 Rev 0.00 Page 1 of 10. ATASHEET BMS, BMS MOS ounter/ividers BMS - ecade ounter with ecoded Outputs BMS - Octal ounter with 8 ecoded Outputs BMS and BMS are -stage and -stage Johnson counters having and 8 decoded outputs, respectively.

More information

DATASHEET CD4015BMS. Pinout. Features. Functional Diagram. Applications. Description

DATASHEET CD4015BMS. Pinout. Features. Functional Diagram. Applications. Description ATASHEET CBMS CMOS ual -Stage Static Shift egister With Serial Input/Parallel Output FN39 ev. Features Pinout High-Voltage Type (V ating) Medium Speed Operation MHz (typ.) Clock ate at V - VSS = OCK B

More information

DATASHEET CD4093BMS. Features. Pinout. Functional Diagram. Applications. Description. CMOS Quad 2-Input NAND Schmitt Triggers

DATASHEET CD4093BMS. Features. Pinout. Functional Diagram. Applications. Description. CMOS Quad 2-Input NAND Schmitt Triggers DATASHEET CD9BMS CMOS Quad -Input NAND Schmitt Triggers FN Rev. December 199 Features High Voltage Types (V Rating) Schmitt Trigger Action on Each Input With No External Components Hysteresis Voltage Typically.9V

More information

DATASHEET CD4555BMS, CD4556BMS. Features. Pinouts. Applications. Functional Diagrams. Description. CMOS Dual Binary to 1 of 4Decoder/Demultiplexers

DATASHEET CD4555BMS, CD4556BMS. Features. Pinouts. Applications. Functional Diagrams. Description. CMOS Dual Binary to 1 of 4Decoder/Demultiplexers DTSHT CD555MS, CD556MS CMOS Dual inary to of Decoder/Demultiplexers FN336 Rev 0.00 Features High Voltage Type (0V Rating) Pinouts CD556MS TOP VIW CD555MS: Outputs High on Select CD556MS: Outputs Low on

More information

CD4071, CD4072 CD4075

CD4071, CD4072 CD4075 , MOS OR ate eatures igh-voltage Tyes (V Ratig) MS Quad -Iut OR ate MS ual -Iut OR ate MS Trile -Iut OR ate Medium Seed Oeratio: - tpl, tpl = s (ty) at V % Tested for Quiescet urret at V Maximum Iut urret

More information

NAND R/S - CD4044BMS Q VDD

NAND R/S - CD4044BMS Q VDD DATASHT CD0BMS, CD0BMS CMOS Quad State R/S Latches FN Rev 0.00 December Features High Voltage Types (0V Rating) Quad NOR R/S Latch- CD0BMS Quad NAND R/S Latch - CD0BMS State Outputs with Common Output

More information

BCD-to-decimal decoder

BCD-to-decimal decoder -to-decimal decoder U0 The U0 is a decoder which converts signals to decimal signals. Of the ten outputs to, those corresponding to the to input codes are set to, and the others are all set to. If inputs

More information

DATASHEET CD4020BMS, CD4024BMS, CD4040BMS. Pinouts. Features. Applications. Description. CMOS Ripple-Carry BinaryCounter/Dividers

DATASHEET CD4020BMS, CD4024BMS, CD4040BMS. Pinouts. Features. Applications. Description. CMOS Ripple-Carry BinaryCounter/Dividers DATASHEET CD00BMS, CD0BMS, CD00BMS CMOS ipple-carry BinaryCounter/Dividers FN3300 ev 1.00 Features Pinouts High Voltage Types (0V ating) Medium Speed Operation Fully Static Operation Buffered Inputs and

More information

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

INTEGRATED CIRCUITS. For a complete data sheet, please also download: INTEGRATED CIRCUITS DATA SEET For a complete data sheet, please also download: The IC0 74C/CT/CU/CMOS ogic Family Specifications The IC0 74C/CT/CU/CMOS ogic Package Information The IC0 74C/CT/CU/CMOS ogic

More information

High Performance Silicon Gate CMOS

High Performance Silicon Gate CMOS SEMIONUTOR TENI T igh Performance Silicon Gate MOS The M74 is identical in pinout to the S. The device inputs are compatible with standard MOS outputs, with pull up resistors, they are compatible with

More information

MM74C90 MM74C93 4-Bit Decade Counter 4-Bit Binary Counter

MM74C90 MM74C93 4-Bit Decade Counter 4-Bit Binary Counter 4-Bit Decade Counter 4-Bit Binary Counter General Description The MM74C90 decade counter and the MM74C93 binary counter and complementary MOS (CMOS) integrated circuits constructed with N- and P-channel

More information

Low-Cost, Low-Voltage, Quad, SPST, CMOS Analog Switches

Low-Cost, Low-Voltage, Quad, SPST, CMOS Analog Switches 19-0439; Rev 1; 3/96 ow-ost, ow-voltage, Quad, SPST, General escription The 4066/4066 quad, SPST, MOS analog switches are designed to provide superior performance over the industry-standard devices. These

More information

NTE40160B, NTE40161B NTE40162B, NTE40163B Integrated Circuit CMOS, Synchronous Programmable 4 Bit Counters

NTE40160B, NTE40161B NTE40162B, NTE40163B Integrated Circuit CMOS, Synchronous Programmable 4 Bit Counters NTE40160B, NTE40161B NTE40162B, NTE40163B Integrated Circuit CMOS, Synchronous Programmable 4Bit Counters Description: The NTE40160B (Decade w/asynchronous Clear), NTE40161B (Binary w/asynchronous Clear),

More information

DATASHEET CD4049UBMS. Features. Applications. Pinout. Functional Diagram. Schematic. CMOS Hex Buffer/Converter. FN3315 Rev 1.

DATASHEET CD4049UBMS. Features. Applications. Pinout. Functional Diagram. Schematic. CMOS Hex Buffer/Converter. FN3315 Rev 1. DTSHEET CD09UBMS CMOS Hex Buffer/Converter The CD09UBMS is an inverting hex buffer and features logic level conversion using only one supply (voltage (VCC). The input signal high level (VIH) can exceed

More information

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

INTEGRATED CIRCUITS. For a complete data sheet, please also download: INTEGRATED CIRCUITS DATA SHEET For a complete data sheet, please also download: The IC06 74HC/HCT/HCU/HCMOS ogic Family Specifications The IC06 74HC/HCT/HCU/HCMOS ogic Package Information The IC06 74HC/HCT/HCU/HCMOS

More information

HCF4089B BINARY RATE MULTIPLIER

HCF4089B BINARY RATE MULTIPLIER BINARY RATE MULTIPLIER CASCADABLE IN MULTIPLES OF 4-BITS SET TO "15" INPUT AND "15" DETECT OUTPUT QUIESCENT CURRENT SPECIFIED UP TO 20V STANDARDIZED SYMMETRICAL OUTPUT CHARACTERISTICS 5V, 10V AND 15V PARAMETRIC

More information

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

INTEGRATED CIRCUITS. For a complete data sheet, please also download: INTEGRATED CIRCUITS DATA SEET For a complete data sheet, please also download: The IC6 74C/CT/CU/CMOS ogic Family Specifications The IC6 74C/CT/CU/CMOS ogic Package Information The IC6 74C/CT/CU/CMOS ogic

More information

MM54HCT193 MM74HCT193 Synchronous Binary Up Down Counters

MM54HCT193 MM74HCT193 Synchronous Binary Up Down Counters MM54HCT193 MM74HCT193 Synchronous Binary Up Down Counters General Description These high speed synchronous counters utilize advanced silicon-gate CMOS technology to achieve the high noise immunity and

More information

Precision, Quad, SPST Analog Switches

Precision, Quad, SPST Analog Switches 9-022; Rev ; 4/94 Precision, Quad, SPST nalog Switches General escription The are precision, quad, single-pole single-throw (SPST) analog switches. The MX35 has four normally closed (N), and the MX352

More information

8-Input NAND Gate IN74HCT30A TECHNICAL DATA LOGIC DIAGRAM PIN ASSIGNMENT FUNCTION TABLE. Rev. 00

8-Input NAND Gate IN74HCT30A TECHNICAL DATA LOGIC DIAGRAM PIN ASSIGNMENT FUNCTION TABLE. Rev. 00 TENIL T IN74T3 8-Input NN ate The IN74T3 is high-speed Si-gate MOS device and is pin compatible with low power Schottky TTL (LSTTL). The device provide the 8-input NN function. Outputs irectly Interface

More information

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

INTEGRATED CIRCUITS. For a complete data sheet, please also download: INTEGRATED CIRCUITS DATA SEET For a complete ata sheet, please also ownloa: The IC6 74C/CT/CU/CMOS ogic Family Specifications The IC6 74C/CT/CU/CMOS ogic Package Information The IC6 74C/CT/CU/CMOS ogic

More information

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

INTEGRATED CIRCUITS. For a complete data sheet, please also download: INTEGRATED CIRCUITS DATA SEET For a complete data sheet, please also download: The IC6 74C/CT/CU/CMOS ogic Family Specifications The IC6 74C/CT/CU/CMOS ogic Package Information The IC6 74C/CT/CU/CMOS ogic

More information

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

INTEGRATED CIRCUITS. For a complete data sheet, please also download: INTEGRATED CIRCUITS DATA SEET For a complete data sheet, please also download: The IC06 74C/CT/CU/CMOS ogic Family Specifications The IC06 74C/CT/CU/CMOS ogic Package Information The IC06 74C/CT/CU/CMOS

More information

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

INTEGRATED CIRCUITS. For a complete data sheet, please also download: INTEGRATED CIRCUITS DATA SEET F a complete data sheet, please also download: The IC6 74C/CT/CU/CMOS ogic Family Specifications The IC6 74C/CT/CU/CMOS ogic Package Infmation The IC6 74C/CT/CU/CMOS ogic

More information

Reactivated after 17 Jan and may be used for new and existing designs and acquisitions.

Reactivated after 17 Jan and may be used for new and existing designs and acquisitions. C-POUND MI-M-38510/653 17 January 2006 SUPERSEDG MI-M-38510/653 15 January 1988 MIITRY SPECIFICTION MICROCIRCUITS, DIGIT, IG-SPEED CMOS, FIP-FOPS, MONOITIC SIICON, POSITIVE OGIC This specification is approved

More information

Standard Products UT54ACS273/UT54ACTS273 Octal D-Flip-Flops with Clear. Datasheet December 16, 2011

Standard Products UT54ACS273/UT54ACTS273 Octal D-Flip-Flops with Clear. Datasheet December 16, 2011 Standard Products UT54AS273/UT54ATS273 Octal -Flip-Flops with lear atasheet ecember 16, 2011 www.aeroflex.com/logic FEATUES ontains eight flip-flops with single-rail outputs Buffered clock and direct clear

More information

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

INTEGRATED CIRCUITS. For a complete data sheet, please also download: INTEGRATED CIRCUITS DATA SEET For a complete data sheet, please also download: The IC06 74C/CT/CU/CMOS ogic Family Specifications The IC06 74C/CT/CU/CMOS ogic Package Information The IC06 74C/CT/CU/CMOS

More information

LC 2 MOS Precision Analog Switch in MSOP ADG419-EP

LC 2 MOS Precision Analog Switch in MSOP ADG419-EP LC 2 MOS Precision Analog Switch in MSOP AG49-EP FEATURES 44 V supply maximum ratings VSS to V analog signal range Low on resistance:

More information

Precision, Quad, SPST Analog Switches

Precision, Quad, SPST Analog Switches -0; Rev ; /0 Precision, Quad, SPST nalog Switches General escription The are precision, quad, single-pole single-throw (SPST) analog switches. The MX has four normally closed (N), and the MX has four normally

More information

Octal buffer/line driver (3-State)

Octal buffer/line driver (3-State) FEATURES Octal bus interface Functio similar to the ABT4 Provides ideal interface and increases fan-out of MOS Microprocessors Efficient pinout to facilitate PC board layout 3-State buffer outputs sink

More information

MM74C85 4-Bit Magnitude Comparator

MM74C85 4-Bit Magnitude Comparator 4-Bit Magnitude Comparator General Description The MM74C85 is a four-bit magnitude comparator which will perform comparison of straight binary or BCD codes. The circuit consists of eight comparing inputs

More information

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

INTEGRATED CIRCUITS. For a complete data sheet, please also download: INTEGRATED CIRCUITS DATA SEET For a complete data sheet, please also download: The IC06 74C/CT/CU/CMOS ogic Family Specifications The IC06 74C/CT/CU/CMOS ogic Package Information The IC06 74C/CT/CU/CMOS

More information

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

INTEGRATED CIRCUITS. For a complete data sheet, please also download: INTEGRATED CIRCUITS DATA SEET For a complete data sheet, please also download: The IC06 74C/CT/CU/CMOS ogic Family Specifications The IC06 74C/CT/CU/CMOS ogic Package Information The IC06 74C/CT/CU/CMOS

More information

Distributed by: www.jameco.com 1-800-831-42 The content and copyrights of the attached material are the property of its owner. INTEGRATED CIRCUITS DATA SEET For a complete data sheet, please also download:

More information

MM74C93 4-Bit Binary Counter

MM74C93 4-Bit Binary Counter MM74C93 4-Bit Binary Counter General Description The MM74C93 binary counter and complementary MOS (CMOS) integrated circuits cotructed with N- and P- channel enhancement mode traistors. The 4-bit binary

More information

Standard Products UT54ACS190/UT54ACTS190 Synchronous 4-Bit Up-Down BCD Counters. Datasheet November

Standard Products UT54ACS190/UT54ACTS190 Synchronous 4-Bit Up-Down BCD Counters. Datasheet November Standard Products UT54AS190/UT54ATS190 Synchronous 4-Bit Up-Down BD ounters Datasheet November 2010 www.aeroflex.com/logic FEATURES Single down/up count control line Look-ahead circuitry enhances speed

More information

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

INTEGRATED CIRCUITS. For a complete data sheet, please also download: INTEGRATED CIRCUITS DATA SEET For a complete data sheet, please also download: The IC06 74C/CT/CU/CMOS ogic Family Specifications The IC06 74C/CT/CU/CMOS ogic Package Information The IC06 74C/CT/CU/CMOS

More information

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

INTEGRATED CIRCUITS. For a complete data sheet, please also download: INTEGRATED CIRCUITS DATA SEET For a complete data sheet, please also download: The IC6 74C/CT/CU/CMOS ogic Family Specifications The IC6 74C/CT/CU/CMOS ogic Package Information The IC6 74C/CT/CU/CMOS ogic

More information

74LV74 Dual D-type flip-flop with set and reset; positive-edge trigger

74LV74 Dual D-type flip-flop with set and reset; positive-edge trigger INTEGRATED IRUITS positive-edge trigger Supersedes data of 1996 Nov 07 I24 Data andbook 1998 Apr 20 FEATURES Wide operating voltage: 1.0 to 5.5V Optimized for ow Voltage applications: 1.0 to 3.6V Accepts

More information

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

INTEGRATED CIRCUITS. For a complete data sheet, please also download: INTEGRATED CIRCUITS DATA SEET For a complete data sheet, please also download: The IC06 74C/CT/CU/CMOS ogic Family Specifications The IC06 74C/CT/CU/CMOS ogic Package Information The IC06 74C/CT/CU/CMOS

More information

Octal 3-State Noninverting D Flip-Flop

Octal 3-State Noninverting D Flip-Flop TEHNIAL ATA IN74H74A Octal 3-State Noninverting Flip-Flop High-Performance Silicon-Gate MOS N SUFFIX PLASTI IP The IN74H74A is identical in pinout to the LS/ALS74. The device inputs are compatible with

More information

Programmable Timer High-Performance Silicon-Gate CMOS

Programmable Timer High-Performance Silicon-Gate CMOS TECNICAL DATA Programmable Timer igh-performance Silicon-ate CMOS The IW1B programmable timer consists of a 16-stage binary counter, an oscillator that is controlled by external R-C components (2 resistors

More information

I2 C Compatible Digital Potentiometers AD5241/AD5242

I2 C Compatible Digital Potentiometers AD5241/AD5242 a Preliminary Technical ata FEATURES Position Potentiometer Replacement 0K, 00K, M, Ohm Internal Power ON Mid-Scale Preset +. to +.V Single-Supply; ±.V ual-supply Operation I C Compatible Interface APPLICATIONS

More information

MM74C150 MM82C19 16-Line to 1-Line Multiplexer 3-STATE 16-Line to 1-Line Multiplexer

MM74C150 MM82C19 16-Line to 1-Line Multiplexer 3-STATE 16-Line to 1-Line Multiplexer MM74C150 MM82C19 16-Line to 1-Line Multiplexer 3-STATE 16-Line to 1-Line Multiplexer General Description The MM74C150 and MM82C19 multiplex 16 digital lines to 1 output. A 4-bit address code determines

More information

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

INTEGRATED CIRCUITS. For a complete data sheet, please also download: INTEGRATED CIRCUITS DATA SEET F a complete data sheet, please also download: The IC06 74C/CT/CU/CMOS ogic Family Specifications The IC06 74C/CT/CU/CMOS ogic Package Infmation The IC06 74C/CT/CU/CMOS ogic

More information

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

INTEGRATED CIRCUITS. For a complete data sheet, please also download: INTEGRATED CIRCUITS DATA SEET For a complete data sheet, please also download: The IC6 74C/CT/CU/CMOS ogic Family Specifications The IC6 74C/CT/CU/CMOS ogic Package Information The IC6 74C/CT/CU/CMOS ogic

More information

LC2 MOS 4-/8-Channel High Performance Analog Multiplexers ADG408/ADG409

LC2 MOS 4-/8-Channel High Performance Analog Multiplexers ADG408/ADG409 a FEATURES 44 upply Maximum Ratings to Analog Signal Range Low On Resistance ( max) Low Power (I SUPPLY < 75 A) Fast Switching Break-Before-Make Switching Action Plug-in Replacement for G408/G409 APPLICATIONS

More information

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

INTEGRATED CIRCUITS. For a complete data sheet, please also download: INTEGRATED CIRCUITS DATA SEET For a complete data sheet, please also download: The IC06 74C/CT/CU/CMOS ogic Family Specifications The IC06 74C/CT/CU/CMOS ogic Package Information The IC06 74C/CT/CU/CMOS

More information

CD4021BC 8-Stage Static Shift Register

CD4021BC 8-Stage Static Shift Register 8-Stage Static Shift Register General Description The CD4021BC is an 8-stage parallel input/serial output shift register. A parallel/serial control input enables individual JAM inputs to each of 8 stages.

More information

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

INTEGRATED CIRCUITS. For a complete data sheet, please also download: INTEGRATED CIRCUITS DATA SEET For a complete data sheet, please also download: The IC06 74C/CT/CU/CMOS ogic Family Specifications The IC06 74C/CT/CU/CMOS ogic Package Information The IC06 74C/CT/CU/CMOS

More information

ML GHz Super Low Power Dual Modulus Prescaler

ML GHz Super Low Power Dual Modulus Prescaler Legacy evice: Motorola M2052 ML2052. GHz Super Low Power ual Modulus Prescaler MEL PLL OMPONENTS 64/65, 28/29 UL MOULUS PRESLER SEMIONUTOR TEHNIL T The ML2052 is a super low power dual modulus prescaler

More information

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

INTEGRATED CIRCUITS. For a complete data sheet, please also download: INTEGRATED CIRCUITS DATA SEET For a complete data sheet, please also download: The IC06 74C/CT/CU/CMOS ogic Family Specifications The IC06 74C/CT/CU/CMOS ogic Package Information The IC06 74C/CT/CU/CMOS

More information

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

INTEGRATED CIRCUITS. For a complete data sheet, please also download: INTEGRATED CIRCUITS DATA SHEET For a complete data sheet, please also download: The IC6 74HC/HCT/HCU/HCMOS ogic Family Specifications The IC6 74HC/HCT/HCU/HCMOS ogic Package Information The IC6 74HC/HCT/HCU/HCMOS

More information

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

INTEGRATED CIRCUITS. For a complete data sheet, please also download: INTEGRATED CIRCUITS DATA SEET F a complete data sheet, please also download: The IC06 74C/CT/CU/CMOS ogic Family Specifications The IC06 74C/CT/CU/CMOS ogic Package Infmation The IC06 74C/CT/CU/CMOS ogic

More information

PART TOP VIEW. Maxim Integrated Products 1

PART TOP VIEW. Maxim Integrated Products 1 9-96; Rev ; 2/ 45, SPDT Analog Switch in SOT23-8 General Description The is a dual-supply, single-pole/doublethrow (SPDT) analog switch. On-resistance is 45 max and flat (7 max) over the specified signal

More information

74LV373 Octal D-type transparent latch (3-State)

74LV373 Octal D-type transparent latch (3-State) INTEGRATED CIRCUITS 74V373 Supersedes data of 1997 March 04 IC24 Data andbook 1998 Jun 10 74V373 FEATURES Wide operating voltage: 1.0 to 5.5V Optimized for ow Voltage applications: 1.0V to 3.6V Accepts

More information

TIL308, TIL309 NUMERIC DISPLAYS WITH LOGIC

TIL308, TIL309 NUMERIC DISPLAYS WITH LOGIC SOLI-STTE ISPLYS WITH INTEGRL TTL MSI IRUIT HIP FOR USE IN LL SYSTEMS REQUIRING ISPLY OF B T 6,9-mm (0.270-Inch) haracter Height TIL308 Has Left ecimal TIL309 Has Right ecimal Easy System Interface Wide

More information

SN54HC259, SN74HC259 8-BIT ADDRESSABLE LATCHES

SN54HC259, SN74HC259 8-BIT ADDRESSABLE LATCHES SN4H29, SN4H29 8-BIT ARESSABLE LATHES 8-Bit Parallel-Out Storage Register Performs Serial-to-Parallel onversion With Storage Asynchronous Parallel lear Active-High ecoder Enable Input Simplifies Expansion

More information

CD4027BC Dual J-K Master/Slave Flip-Flop with Set and Reset

CD4027BC Dual J-K Master/Slave Flip-Flop with Set and Reset October 1987 Revised January 1999 CD4027BC Dual J-K Master/Slave Flip-Flop with Set and Reset General Description The CD4027BC dual J-K flip-flops are monolithic complementary MOS (CMOS) integrated circuits

More information

8-Input NAND Gate IN74HC30A TECHNICAL DATA LOGIC DIAGRAM PIN ASSIGNMENT FUNCTION TABLE. Rev. 00

8-Input NAND Gate IN74HC30A TECHNICAL DATA LOGIC DIAGRAM PIN ASSIGNMENT FUNCTION TABLE. Rev. 00 TENIL T IN743 8-Input NN ate The IN743 is high-speed Si-gate MOS device and is compatible with low power Schottky TTL (LSTTL). The device provide the 8-input NN function. Outputs irectly Interface to MOS,

More information

NOTE: The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package. *MR for LS160A and LS161A *SR for LS162A and LS163A

NOTE: The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package. *MR for LS160A and LS161A *SR for LS162A and LS163A BCD DECADE COUNTERS/ 4-BIT BINARY COUNTERS The LS160A/ 161A/ 162A/ 163A are high-speed 4-bit synchronous counters. They are edge-triggered, synchronously presettable, and cascadable MSI building blocks

More information

HCC4527B HCF4527B BCD RATE MULTIPLEXER

HCC4527B HCF4527B BCD RATE MULTIPLEXER HCC4527B HCF4527B BCD RATE MULTIPLEXER CASCADABLE IN MULTIPLES OF 4-BITS SET TO 9 INPUT AND 9 DETECT OUTPUT QUIESCENT CURRENT SPECIFIED TO 20 FOR HCC DEICE STANDARDIZED SYMMETRICAL OUTPUT CHARACTERISTICS

More information

NTE4035B Integrated Circuit CMOS, 4 Bit Parallel In/Parallel Out Shift Register

NTE4035B Integrated Circuit CMOS, 4 Bit Parallel In/Parallel Out Shift Register NTE4035B Integrated Circuit CMOS, 4 Bit Parallel In/Parallel Out Shift Register Description: The NTE4035B is a 4 bit shift register in a 16 Lead DIP type package constructed with MOS P Channel an N Channel

More information

DMC3016LDV. Product Summary. Features ADVANCED INFORMATION. Mechanical Data. Description. Applications. Ordering Information (Note 4)

DMC3016LDV. Product Summary. Features ADVANCED INFORMATION. Mechanical Data. Description. Applications. Ordering Information (Note 4) YYWW VNE INFORMTION OMPLEMENTRY PIR ENHNEMENT MOE MOSFET PowerI Product Summary evice V (BR)SS R S(ON) Max Q 3V Q -3V escription mω @ V = V 7mΩ @ V = 4.V I Max T = + 8 mω @ V = -V - 38mΩ @ V = -4.V - This

More information

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

INTEGRATED CIRCUITS. For a complete data sheet, please also download: INTEGRATED CIRCUITS DATA SEET For a complete data sheet, please also download: The IC06 74C/CT/CU/CMOS ogic Family Specifications The IC06 74C/CT/CU/CMOS ogic Package Information The IC06 74C/CT/CU/CMOS

More information

CD4070 CD4077 CMOS Quad Exclusive OR and Exclusive NOR Gates

CD4070 CD4077 CMOS Quad Exclusive OR and Exclusive NOR Gates CD7 CD77 CMOS Quad Exclusive OR ad Exclusive NOR Gates Features High Voltage Tyes (V Ratig) Piouts CD7BMS TOP VIEW CD7BMS - Quad Exclusive OR Gate CD77BMS - Quad Exclusive NOR Gate Medium Seed Oeratio

More information

MM74HC161 MM74HC163 Synchronous Binary Counter with Asynchronous Clear Synchronous Binary Counter with Synchronous Clear

MM74HC161 MM74HC163 Synchronous Binary Counter with Asynchronous Clear Synchronous Binary Counter with Synchronous Clear September 1983 Revised February 1999 MM74HC161 MM74HC163 Synchronous Binary Counter with Asynchronous Clear Synchronous Binary Counter with Synchronous Clear General Description The MM74HC161 and MM74HC163

More information

MILITARY SPECIFICATION MICROCIRCUITS, DIGITAL, CMOS, STATIC SHIFT REGISTER, MONOLITHIC SILICON, POSITIVE LOGIC

MILITARY SPECIFICATION MICROCIRCUITS, DIGITAL, CMOS, STATIC SHIFT REGISTER, MONOLITHIC SILICON, POSITIVE LOGIC MIITARY SPECIFICATION MICROCIRCUITS, DIGITA, CMOS, STATIC SIFT REGISTER, MONOITIC SIICON, POSITIVE OGIC This specification is approved for use by all Departments and Agencies of the Department of Defense.

More information

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

INTEGRATED CIRCUITS. For a complete data sheet, please also download: INTEGRATED CIRCUITS DATA SEET For a complete data sheet, please also download: The IC06 7C/CT/CU/CMOS Logic Family Specifications The IC06 7C/CT/CU/CMOS Logic Package Information The IC06 7C/CT/CU/CMOS

More information

CD4024BC 7-Stage Ripple Carry Binary Counter

CD4024BC 7-Stage Ripple Carry Binary Counter CD4024BC 7-Stage Ripple Carry Binary Counter General Description The CD4024BC is a 7-stage ripple-carry binary counter. Buffered outputs are externally available from stages 1 through 7. The counter is

More information

NTE74HC165 Integrated Circuit TTL High Speed CMOS, 8 Bit Parallel In/Serial Out Shift Register

NTE74HC165 Integrated Circuit TTL High Speed CMOS, 8 Bit Parallel In/Serial Out Shift Register NTE74HC165 Integrated Circuit TTL High Speed CMOS, 8 Bit Parallel In/Serial Out Shift Register Description: The NTE74HC165 is an 8 bit parallel in/serial out shift register in a 16 Lead DIP type package

More information

NTE40194B Integrated Circuit CMOS, 4 Bit Bidirectional Universal Shift Register

NTE40194B Integrated Circuit CMOS, 4 Bit Bidirectional Universal Shift Register NTE4194B Integrated Circuit CMOS, 4Bit Bidirectional Universal Shift Register Description: The NTE4194B is a universal shift register in a 16Lead DIP type package featuring parallel inputs, parallel outputs

More information

NTE74HC299 Integrated Circuit TTL High Speed CMOS, 8 Bit Universal Shift Register with 3 State Output

NTE74HC299 Integrated Circuit TTL High Speed CMOS, 8 Bit Universal Shift Register with 3 State Output NTE74HC299 Integrated Circuit TTL High Speed CMOS, 8 Bit Universal Shift Register with 3 State Output Description: The NTE74HC299 is an 8 bit shift/storage register with three state bus interface capability

More information

KHB2D0N60P/F/F2 N CHANNEL MOS FIELD EFFECT TRANSISTOR SEMICONDUCTOR TECHNICAL DATA. General Description

KHB2D0N60P/F/F2 N CHANNEL MOS FIELD EFFECT TRANSISTOR SEMICONDUCTOR TECHNICAL DATA. General Description SIUTR TI T 26P//2 S I T TRSISTR eneral escription 26P This planar stripe ST has better characteristics, such as fast switching time, low on resistance, low gate charge and excellent avalanche characteristics.

More information

SN54HC42, SN74HC42 4-LINE TO 10-LINE DECODERS (1 of 10)

SN54HC42, SN74HC42 4-LINE TO 10-LINE DECODERS (1 of 10) SNH, SNH -LINE TO -LINE EOERS ( of ) SLS EEMER REVISE MY Full ecoding of Input Logic ll Outputs re High for Invalid onditions lso for pplications as -Line to -Line ecoders Package Options Include Plastic

More information

MM74C73 Dual J-K Flip-Flops with Clear and Preset

MM74C73 Dual J-K Flip-Flops with Clear and Preset MM74C73 Dual J-K Flip-Flops with Clear and Preset General Description The MM74C73 dual J-K flip-flops are monolithic complementary MOS (CMOS) integrated circuits cotructed with N- and P-channel enhancement

More information

Dual 4-Input AND Gate

Dual 4-Input AND Gate TENIAL DATA Dual 4-Input AND ate The is high-speed Si-gate MOS device and is pin compatible with low power Schottky TTL (LSTTL). The device provide the Dual 4-input AND function. Outputs Directly Interface

More information

ON OFF PART. Pin Configurations/Functional Diagrams/Truth Tables 5 V+ LOGIC

ON OFF PART. Pin Configurations/Functional Diagrams/Truth Tables 5 V+ LOGIC 9-88; Rev ; /7 25Ω SPST Analog Switches in SOT23-6 General Description The are dual-supply single-pole/single-throw (SPST) switches. On-resistance is 25Ω max and flat (2Ω max) over the specified signal

More information

BCD-TO-DECIMAL DECODER HIGH-VOLTAGE SILICON-GATE CMOS IW4028B TECHNICAL DATA

BCD-TO-DECIMAL DECODER HIGH-VOLTAGE SILICON-GATE CMOS IW4028B TECHNICAL DATA TECHNICAL DATA BCD-TO-DECIMAL DECODER HIGH-OLTAGE SILICON-GATE CMOS IW4028B The IW4028B types are BCD-to-decimal or binary-tooctal decoders consisting of buffering on all 4 inputs, decoding-logic gates,

More information

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below. Imptant notice Dear Customer, On 7 February 217 the fmer NP Standard Product business became a new company with the tradename Nexperia. Nexperia is an industry leading supplier of Discrete, ogic and PowerMOS

More information

Features 3.3 A, 20 V. V F < A (T J = 125 o C). V F < A. V F < A. TA=25 o C unless otherwise noted

Features 3.3 A, 20 V. V F < A (T J = 125 o C). V F < A. V F < A. TA=25 o C unless otherwise noted FFSP Integrated P-hannel MOSFET and Schottky iode October FFSP General escription The FFSP combines the exceptional performance of Fairchild's high cell density MOSFET with a very low forward voltage drop

More information

HCC4543B HCF4543B BCD-TO-7 SEGMENT LATCH/DECODER/LCD DRIVER HCC/HCF4543B

HCC4543B HCF4543B BCD-TO-7 SEGMENT LATCH/DECODER/LCD DRIVER HCC/HCF4543B HCC4543B HCF4543B BCD-TO-7 SEGMENT LATCH/DECODER/LCD DRIER DISPLAY BLANKING OF ALL ILLEGAL INPUT COMBINATIONS LATCH STORAGE OF CODE CAPABILITY OF DRIING TWO LOW POWER TTL LOADS, TWO HTL LOADS, OR ONE LOW

More information

Presettable 4-Bit Binary UP/DOWN Counter High-Performance Silicon-Gate CMOS

Presettable 4-Bit Binary UP/DOWN Counter High-Performance Silicon-Gate CMOS TECHNICAL DATA IN74HC193A Presettable 4-Bit Binary UP/DOWN Counter High-Performance Silicon-Gate CMOS The IN74HC193A is identical in pinout to the LS/ALS193. The device inputs are compatible with standard

More information

SA CH SEGMENT /COMMON DRIVER FOR DOT MATRIX LCD

SA CH SEGMENT /COMMON DRIVER FOR DOT MATRIX LCD A06 A06 0 H EGMENT /OMMON RIVER FOR OT MATRIX L Ver. July, 000 A06 INTROUTION The A06 is an L driver LI which is fabricated by low power MO high voltage process technology. In segment driver mode, it can

More information

Features Y Wide supply voltage range 3 0V to 15V. Y High noise immunity 0 45 VDD (typ ) Y Low power TTL fan out of 2 driving 74L

Features Y Wide supply voltage range 3 0V to 15V. Y High noise immunity 0 45 VDD (typ ) Y Low power TTL fan out of 2 driving 74L CD4025 CD4023BM CD4023BC Buffered Triple 3-Input NAND Gate CD4025BM CD4025BC Buffered Triple 3-Input NOR Gate General Description These triple gates are monolithic complementary MOS (CMOS) integrated circuits

More information

MC74HC08A. Quad 2 Input AND Gate High Performance Silicon Gate CMOS

MC74HC08A. Quad 2 Input AND Gate High Performance Silicon Gate CMOS Quad 2 Input AND Gate igh Performance Silicon Gate CMOS The MC74C08A is identical in pinout to the S08. The device inputs are compatible with Standard CMOS outputs; with pullup resistors, they are compatible

More information

ML ML Digital to Analog Converters with Serial Interface

ML ML Digital to Analog Converters with Serial Interface OS LSI L L Digital to Analog onverters with Serial Interface Legacy Device: otorola/reescale, The L and L are low cost 6 bit D/A converters with serial interface ports to provide communication with OS

More information

Triple 3-Input NOR Gate

Triple 3-Input NOR Gate TENIAL DATA IN4T2A Triple 3-Input NOR ate The IN4T2A is high-speed Si-gate MOS device and is pin compatible with low power Schottky TTL (LSTTL). The device provide the Triple 3-input NOR function. Outputs

More information

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

INTEGRATED CIRCUITS. For a complete data sheet, please also download: INTEGRATED CIRCUITS DATA SHEET For a complete data sheet, please also download: The IC6 74HC/HCT/HCU/HCMOS ogic Family Specifications The IC6 74HC/HCT/HCU/HCMOS ogic Package Information The IC6 74HC/HCT/HCU/HCMOS

More information

NTE74HC173 Integrated Circuit TTL High Speed CMOS, 4 Bit D Type Flip Flop with 3 State Outputs

NTE74HC173 Integrated Circuit TTL High Speed CMOS, 4 Bit D Type Flip Flop with 3 State Outputs NTE74HC173 Integrated Circuit TTL High Speed CMOS, 4 Bit D Type Flip Flop with 3 State Outputs Description: The NTE74HC173 is an high speed 3 State Quad D Type Flip Flop in a 16 Lead DIP type package that

More information

UT54ACS164E/UT54ACTS164E 8-Bit Shift Registers January, 2018 Datasheet

UT54ACS164E/UT54ACTS164E 8-Bit Shift Registers January, 2018 Datasheet UT54AS164E/UT54ATS164E 8-Bit Shift egisters January, 2018 Datasheet The most important thing we build is trust FEATUES AND-gated (enable/disable) serial inputs Fully buffered clock and serial inputs Direct

More information

74HC373; 74HCT General description. 2. Features. Octal D-type transparent latch; 3-state

74HC373; 74HCT General description. 2. Features. Octal D-type transparent latch; 3-state Rev. 03 20 January 2006 Product data sheet 1. General description 2. Features The is a high-speed Si-gate CMOS device and is pin compatible with Low-power Schottky TTL. It is specified in compliance with

More information

LIGITEK ELECTRONICS CO.,LTD. Property of Ligitek Only. FOUR DIGIT LED DISPLAY(0.39Inch) Lead-Free Parts DATA SHEET LFD415/65-XX/RP6-PF REV.

LIGITEK ELECTRONICS CO.,LTD. Property of Ligitek Only. FOUR DIGIT LED DISPLAY(0.39Inch) Lead-Free Parts DATA SHEET LFD415/65-XX/RP6-PF REV. LIITK LTRONIS O.,LT. OUR IIT L ISPLY(0.39Inch) Pb Lead-ree Parts L415/65-XX/RP6-P T SHT O. NO : QW0905- L415/65-XX/RP6-P RV. : T : 16 - Jul. - 2007 PRT NO. L415/65-XX/RP6-P Page 1/8 Package imensions LIITK

More information

High Performance Silicon Gate CMOS

High Performance Silicon Gate CMOS SEIONDUTOR TENI DT igh Performance Silicon ate OS The 5/7T00 may be used as a level converter for interfacing TT or NOS outputs to high speed OS inputs. The T00 is identical in pinout to the S00. Output

More information

MAX4617/MAX4618/ MAX4619 High-Speed, Low-Voltage, CMOS Analog Multiplexers/Switches

MAX4617/MAX4618/ MAX4619 High-Speed, Low-Voltage, CMOS Analog Multiplexers/Switches // General Description The // are high-speed, lowvoltage, MOS analog Is configured as an 8-channel multiplexer (), two 4-channel multiplexers (), and three single-pole/double-throw (SPDT) switches ().

More information

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below. Important notice Dear Customer, On 7 February 27 the former NP Standard Product business became a new company with the tradename Nexperia. Nexperia is an industry leading supplier of Discrete, ogic and

More information

SN54HC138, SN74HC138 3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS

SN54HC138, SN74HC138 3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS SNH8, SNH8 -LINE TO 8-LINE DEODERS/DEMULTIPLEXERS Designed Specifically for High-Speed Memory Decoders and Data Transmission Systems Incorporate Three Enable Inputs to Simplify ascading and/or Data Reception

More information

HCF4035B 4 STAGE PARALLEL IN/PARALLEL OUT SHIFT REGISTER

HCF4035B 4 STAGE PARALLEL IN/PARALLEL OUT SHIFT REGISTER 4 STAGE PARALLEL IN/PARALLEL OUT SHIFT REGISTER 4 STAGE CLOCKED SHIFT OPERATION SYNCHRONOUS PARALLEL ENTRY ON ALL 4 STAGES JK INPUTS ON FIRST STAGE ASYNCHRONOUS TRUE/COMPLEMENT CONTROL ON ALL OUTPUTS STATIC

More information

74AUP1G95 TinyLogic Low Power Universal Configurable Two-Input Logic Gate (Open Drain Output)

74AUP1G95 TinyLogic Low Power Universal Configurable Two-Input Logic Gate (Open Drain Output) 74UPG9 TinyLogic Low Power Universal onfigurable Two-Input Logic Gate (Open Drain Output) Features 0.8 V to.6 V V Supply Operation.6 V Over-Voltage Tolerant I/Os at V from 0.8V to.6 V Extremely High Speed

More information