DATASHEET CD4093BMS. Features. Pinout. Functional Diagram. Applications. Description. CMOS Quad 2-Input NAND Schmitt Triggers
|
|
- Kerrie Matilda Dorsey
- 6 years ago
- Views:
Transcription
1 DATASHEET CD9BMS CMOS Quad -Input NAND Schmitt Triggers FN Rev. December 199 Features High Voltage Types (V Rating) Schmitt Trigger Action on Each Input With No External Components Hysteresis Voltage Typically.9V at = V and.v at = 1V Noise Immunity Greater than % No Limit on Input Rise and Fall Times Standardized, Symmetrical Output Characteristics 1% Tested for Quiescent Current at V Maximum Input Current of 1 A at 1V Over Full Package Temperature Range, 1nA at 1V and + o C V, 1V and 1V Parametric Ratings Meets All Requirements of JEDEC Tentative Standard No. 1B, Standard Specifications for Description of B Series CMOS Devices Pinout Functional Diagram A B J = A B K = C D C D 1 7 CD9BMSMS TOP EW H G M = G H L = E F F E Applications Wave and Pulse Shapers High Noise Environment Systems A B 1 J = A B 1 1 H Monostable Multivibrators Astable Multivibrators NAND Logic J K K = C D L = E F 1 11 G M Description C 1 L CD9BMS consists of four Schmitt trigger circuits. Each circuit functions as a two input NAND gate with Schmitt trigger action on both inputs. The gate switches at different points for positive and negative going signals. The difference between the positive voltage (VP) and the negative voltage (VN) is defined as hysteresis voltage (VH) (see Figure 1). D 7 M = G H 9 F E The CD9BMS is supplied in these 1 lead outline packages: Braze Seal DIP Frit Seal DIP Ceramic Flatpack HH H1B HW FN Rev. Page 1 of 9 December 199
2 CD9BMS Absolute Maximum Ratings DC Supply Voltage Range, () V to +V (Voltage Referenced to Terminals) Input Voltage Range, All Inputs V to +.V DC Input Current, Any One Input 1mA Operating Temperature Range to +1 o C Package Types D, F, K, H Storage Temperature Range (TSTG) o C to +1 o C Lead Temperature (During Soldering) o C At Distance 1/1 1/ Inch (1.9mm.79mm) from case for 1s Maximum Reliability Information Thermal Resistance ja jc Ceramic DIP and FRIT Package..... o C/W o C/W Flatpack Package o C/W o C/W Maximum Package Power Dissipation (PD) at +1 o C For TA = to +1 o C (Package Type D, F, K) mw For TA = +1 o C to +1 o C (Package Type D, F, K)..... Derate Linearity at 1mW/ o C to mw Device Dissipation per Output Transistor mW For TA = Full Package Temperature Range (All Package Types) Junction Temperature o C TABLE 1. DC ELECTRICAL PERFORMANCE GROUP A PARAMETER SYMBOL CONDITIONS (NOTE 1) SUBGROUPS TEMPERATURE MIN MAX UNITS Supply Current IDD = V, N = or GND 1 + o C - A +1 o C - A = 1V, N = or GND - A Input Leakage Current IIL N = or GND = 1 + o C -1 - na +1 o C -1 - na = 1V -1 - na Input Leakage Current IIH N = or GND = 1 + o C - 1 na +1 o C - 1 na = 1V - 1 na Output Voltage VOL1 = 1V, No Load 1,, + o C, +1 o C, - mv Output Voltage VOH1 = 1V, No Load (Note ) 1,, + o C, +1 o C, V Output Current (Sink) IOL = V, VOUT =.V 1 + o C. - ma Output Current (Sink) IOL1 = 1V, VOUT =.V 1 + o C 1. - ma Output Current (Sink) IOL1 = 1V, VOUT = 1.V 1 + o C. - ma Output Current (Source) IOHA = V, VOUT =.V 1 + o C - -. ma Output Current (Source) IOHB = V, VOUT =.V 1 + o C ma Output Current (Source) IOH1 = 1V, VOUT = 9.V 1 + o C ma Output Current (Source) IOH1 = 1V, VOUT = 1.V 1 + o C - -. ma N Threshold Voltage VNTH = 1V, ISS = -1 A 1 + o C V P Threshold Voltage VPTH = V, IDD = 1 A 1 + o C.7. V Functional F =.V, N = or GND 7 + o C VOH > VOL < V = V, N = or GND 7 + o C / / = 1V, N = or GND A +1 o C = V, N = or GND B Positive Trigger VPV = V (Note ) 1,, + o C, +1 o C,.. V Threshold Voltage VP1V = 1V (Note ) 1,, + o C, +1 o C,. 1. V Positive Trigger VPV = V (Note ) 1,, + o C, +1 o C,.. V Threshold Voltage Negative Trigger VNV = V (Note ) 1,, + o C, +1 o C,.9. V Threshold Voltage VN1V = 1V (Note ) 1,, + o C, +1 o C,. 7. V Negative Trigger VNV = V (Note ) 1,, + o C, +1 o C, 1.. V Threshold Voltage Hysteresis Voltage VHV = V (Note ) 1,, + o C, +1 o C,. 1. V VH1V = 1V (Note ) 1,, + o C, +1 o C, 1.. V Hysteresis Voltage VHV = V (Note ) 1,, + o C, +1 o C,. 1. V NOTES: 1. All voltages referenced to device GND, 1% testing being implemented.. Inputs on terminals 1,,, 1. Input on Terminal 1. Input on terminals 1 and, and, and 9, or 1 and 1. For accuracy, voltage is measured differentially to. Limit is.v max. FN Rev. Page of 9 December 199
3 CD9BMS TABLE. AC ELECTRICAL PERFORMANCE GROUP A PARAMETER SYMBOL CONDITIONS (NOTES 1, ) SUBGROUPS TEMPERATURE MIN MAX UNITS Propagation Delay TPHL = V, N = or GND 9 + o C - ns TPLH 1, o C, - 1 ns Transition Time TTHL = V, N = or GND 9 + o C - ns TTLH 1, o C, - 7 ns NOTES: 1. CL = pf, RL = K, Input TR, TF < ns.. and +1 o C limits guaranteed, 1% testing being implemented. TABLE. ELECTRICAL PERFORMANCE PARAMETER SYMBOL CONDITIONS NOTES TEMPERATURE MIN MAX UNITS Supply Current IDD = V, N = or GND 1,, + o C - 1 A +1 o C - A = 1V, N = or GND 1,, + o C - A +1 o C - A = 1V, N = or GND 1,, + o C - A +1 o C - 1 A Output Voltage VOL = V, No Load 1, + o C, +1 o C, - mv Output Voltage VOL = 1V, No Load 1, + o C, +1 o C, Output Voltage VOH = V, No Load 1, + o C, +1 o C, Output Voltage VOH = 1V, No Load 1, + o C, +1 o C, - mv.9 - V V Output Current (Sink) IOL = V, VOUT =.V 1, +1 o C. - ma. - ma Output Current (Sink) IOL1 = 1V, VOUT =.V 1, +1 o C.9 - ma 1. - ma Output Current (Sink) IOL1 = 1V, VOUT = 1.V 1, +1 o C. - ma. - ma Output Current (Source) IOHA = V, VOUT =.V 1, +1 o C - -. ma - -. ma Output Current (Source) IOHB = V, VOUT =.V 1, +1 o C ma - -. ma Output Current (Source) IOH1 = 1V, VOUT = 9.V 1, +1 o C ma ma Output Current (Source) IOH1 =1V, VOUT = 1.V 1, +1 o C - -. ma - -. ma Propagation Delay TPHL = 1V 1,, + o C - 1 ns TPLH = 1V 1,, + o C - 1 ns Transition Time TTHL = 1V 1,, + o C - 1 ns TTLH = 1V 1,, + o C - ns FN Rev. Page of 9 December 199
4 CD9BMS Positive Trigger Threshold Voltage Negative Trigger Threshold Voltage TABLE. ELECTRICAL PERFORMANCE (Continued) PARAMETER SYMBOL CONDITIONS NOTES TEMPERATURE VP1V = 1V 1,, + o C, +1 o C, VP1V = 1V 1,, + o C, +1 o C, VP1V = 1V 1,, + o C, +1 o C, VN1V = 1V 1,, + o C, +1 o C, VN1V = 1V 1,, + o C, +1 o C, VN1V = 1V 1,, + o C, +1 o C, Hysteresis Voltage VH1V = 1V 1,, + o C, +1 o C, VH1V = 1V 1,, + o C, +1 o C, VH1V = 1V 1,, + o C, +1 o C,. 7.1 V.. V. 1.7 V.. V.. V. 9. V 1.. V 1.. V 1.. V Input Capacitance CIN Any Input 1, + o C - 7. pf NOTES: 1. All voltages referenced to device GND.. The parameters listed on Table are controlled via design or process and are not directly tested. These parameters are characterized on initial design release and upon design changes which would affect these characteristics.. CL = pf, RL = K, Input TR, TF < ns.. Input on terminals 1,,, 1. Input on terminals 1 and, and, and 9, or 1 and 1 MIN MAX UNITS TABLE. POST IRRADIATION ELECTRICAL PERFORMANCE PARAMETER SYMBOL CONDITIONS NOTES TEMPERATURE MIN MAX UNITS Supply Current IDD = V, N = or GND 1, + o C - 7. A N Threshold Voltage VNTH = 1V, ISS = -1 A 1, + o C V N Threshold Voltage VTN = 1V, ISS = -1 A 1, + o C - 1 V Delta P Threshold Voltage VTP = V, IDD = 1 A 1, + o C.. V P Threshold Voltage VTP = V, IDD = 1 A 1, + o C - 1 V Delta Functional F = 1V, N = or GND = V, N = or GND 1 + o C VOH > / Propagation Delay Time TPHL TPLH NOTES: 1. All voltages referenced to device GND.. CL = pf, RL = K, Input TR, TF < ns. VOL < / = V 1,,, + o C - 1. x + o C Limit. See Table for + o C limit.. Read and Record V ns FN Rev. Page of 9 December 199
5 CD9BMS TABLE. BURN-IN AND LIFE TEST DELTA PARAMETERS + O C PARAMETER SYMBOL DELTA LIMIT Supply Current - MSI-1 IDD. A Output Current (Sink) IOL % x Pre-Test Reading Output Current (Source) IOHA % x Pre-Test Reading Logic Diagram TABLE. APPLICABLE SUBGROUPS CONFORMANCE GROUP MIL-STD- METHOD GROUP A SUBGROUPS READ AND RECORD Initial Test (Pre Burn-In) 1% 1, 7, 9 IDD, IOL, IOHA Interim Test 1 (Post Burn-In) 1% 1, 7, 9 IDD, IOL, IOHA Interim Test (Post Burn-In) 1% 1, 7, 9 IDD, IOL, IOHA PDA (Note 1) 1% 1, 7, 9, Deltas Interim Test (Post Burn-In) 1% 1, 7, 9 IDD, IOL, IOHA PDA (Note 1) 1% 1, 7, 9, Deltas Final Test 1%,, A, B, 1, 11 Group A Sample 1,,, 7, A, B, 9, 1, 11 Group B Subgroup B- Sample 1,,, 7, A, B, 9, 1, 11, Deltas Subgroups 1,,, 9, 1, 11 Subgroup B- Sample 1, 7, 9 Group D Sample 1,,, A, B, 9 Subgroups 1, NOTE: 1. % Parameteric, % Functional; Cumulative for Static 1 and. TABLE 7. TOTAL DOSE IRRADIATION MIL-STD- TEST READ AND RECORD CONFORMANCE GROUPS METHOD PRE-IRRAD POST-IRRAD PRE-IRRAD POST-IRRAD Group E Subgroup 1, 7, 9 Table 1, 9 Table TABLE. BURN-IN AND IRRADIATION TEST CONNECTIONS FUNCTION OPEN GROUND 9V -.V Static Burn-In 1,, 1, 11 1,, -9, 1, 1 1 Note 1 Static Burn-In Note 1 Dynamic Burn- In Note 1 Irradiation Note NOTES:,, 1, ,,,,, 9, ,, 1, 11 1,,,,, 9, 1, 1,, 1, ,,,,, 9, 1-1 OSCILLATOR khz khz 1. Each pin except and GND will have a series resistor of 1K %, = 1V.V. Each pin except and GND will have a series resistor of 7K %; Group E, Subgroup, sample size is dice/wafer, failures, = 1V.V - 1 (,, 1) (, 9, 1) * * (, 1, 11) * All inputs protected by CMOS protection network 1 OF SCHMITT TRIGGERS FN Rev. Page of 9 December 199
6 CD9BMS VP VN VH VO VH VH = VP - VN VO VO VN VP (a) DEFINITION OF VP, VN, VH (b) TRANSFER CHARACTERISTIC OF 1 OF GATES (c) TEST SETUP FIGURE 1. HYSTERESIS DEFINITION, CHARACTERISTIC, AND TEST SETUP OUTPUT CHARACTERISTIC INPUT CHARACTERISTIC VOH LOGIC 1 OUTPUT REGION LOGIC OUTPUT REGION VP VN VOL LOGIC INPUT REGION LOGIC 1 INPUT REGION DRIVER VOH VOL LOAD FIGURE. INPUT AND OUTPUT Typical Performance Curves OUTPUT VOLTAGE (VO) (V) AMBIENT TEMPERATURE (T A ) = + o C SUPPLY VOLTAGE () = 1V CURRENT PEAK V 1V CURRENT PEAK VO ID VO ID ALL OTHER INPUTS TO DRAIN CURRENT (ID) (ma) OUTPUT VOLTAGE (VO) (V) 1 1 SUPPLY VOLTAGE () = 1V V 1V +1 o C VO ALL OTHER PACKAGE INPUTS TO INPUT VOLTAGE () (V) 1 1 INPUT VOLTAGE () (V) FIGURE. TYPICAL CURRENT AND VOLTAGE TRANSFER FIGURE. TYPICAL VOLTAGE TRANSFER CHARACTERIS- TICS AS A FUNCTION OF TEMPERATURE FN Rev. Page of 9 December 199
7 CD9BMS Typical Performance Curves (Continued) OUTPUT LOW (SINK) CURRENT (IOL) (ma) 1 1 AMBIENT TEMPERATURE (T A ) = + o C GATE-TO-SOURCE VOLTAGE (VGS) = 1V 1V V OUTPUT LOW (SINK) CURRENT (IOL) (ma) AMBIENT TEMPERATURE (T A ) = + o C GATE-TO-SOURCE VOLTAGE (VGS) = 1V 1V V 1 1 DRAIN-TO-SOURCE VOLTAGE (VDS) (V) FIGURE. TYPICAL OUTPUT LOW (SINK) CURRENT 1 1 DRAIN-TO-SOURCE VOLTAGE (VDS) (V) FIGURE. MINIMUM OUTPUT LOW (SINK) CURRENT DRAIN-TO-SOURCE VOLTAGE (VDS) (V) AMBIENT TEMPERATURE (T A ) = + o C GATE-TO-SOURCE VOLTAGE (VGS) = -V -1V -1V OUTPUT HIGH (SOURCE) CURRENT (IOH) (ma) DRAIN-TO-SOURCE VOLTAGE (VDS) (V) AMBIENT TEMPERATURE (T A ) = + o C GATE-TO-SOURCE VOLTAGE (VGS) = -V -1V -1V OUTPUT HIGH (SOURCE) CURRENT (IOH) (ma) FIGURE 7. TYPICAL OUTPUT HIGH (SOURCE) CURRENT FIGURE. MINIMUM OUTPUT HIGH (SOURCE) CURRENT PROPAGATION DELAY TIME (tphl, tplh) (ns) 7 1 AMBIENT TEMPERATURE (T A ) = + o C LOAD CAPACITANCE (CL) = pf 1 1 SUPPLY VOLTAGE () TRANSITION TIME (tthl, ttlh) (ns) AMBIENT TEMPERATURE (T A ) = + o C 1 SUPPLY VOLTAGE () = V 1 1V 1V 1 LOAD CAPACITANCE (CL) (pf) FIGURE 9. TYPICAL PROPAGATION DELAY TIME vs. SUPPLY VOLTAGE FIGURE 1. TYPICAL TRANSITION TIME vs. LOAD CAPACITANCE FN Rev. Page 7 of 9 December 199
8 CD9BMS Typical Performance Curves (Continued) TRIGGER THRESHOLD VOLTAGE (VP, VN) (V) 1 1 AMBIENT TEMPERATURE (T A ) = + o C INPUT ON TERMINALS 1,,, 1 OR,, 9, 1; OTHER INPUTS TIED TO VP VN 1 1 SUPPLY VOLTAGE () (V) VH HYSTERESIS ( x 1) (%) 1 1 AMBIENT TEMPERATURE (T A ) = + o C 1 1 SUPPLY VOLTAGE () (V) FIGURE 11. TYPICAL TRIGGER THRESHOLD VOLTAGE vs. FIGURE 1. TYPICAL PERCENT HYSTERESIS vs. SUPPLY VOLTAGE POWER DISSIPATION (PD) ( W) 1 AMBIENT TEMPERATURE (T A ) = + o C SUPPLY VOLTAGE () = 1V, CL = pf 1 1V, 1pF 1V, pf 1 V, pf FREQUENCY (f) (khz) POWER DISSIPATION (PD) ( W) SUPPLY VOLTAGE () = 1V, FREQUENCY (f) = 1kHz 1V, 1kHz 1V, 1kHz 1V, 1kHz 1 V, 1kHz AMBIENT TEMPERATURE (T A ) = + o C LOAD CAPACITANCE (CL) = 1pF RISE AND FALL TIME (tr, tf) (ns) FIGURE 1. TYPICAL POWER DISSIPATION vs. FREQUENCY FIGURE 1. TYPICAL POWER DISSIPATION vs. RISE AND FALL TIMES Applications TO CONTROL SIGNAL OR 1 1/ CD9BMS FREQUENCY RANGE OF WAVE SHAPE IS FROM DC TO 1MHz TO CONTROL SIGNAL OR R 1 1/ CD7A C 1/ CD9BMS tm tm = RC n -VP k R 1M 1pF C 1 F FOR THE RANGE OF R AND C GIVEN s < tm < 1s FIGURE 1. WAVE SHAPER FIGURE 1. MONOSTABLE MULTIBRATOR FN Rev. Page of 9 December 199
9 CD9BMS Applications (Continued) TO CONTROL SIGNAL OR 1/ CD9BMS 1 C R ta VP -VN ta = RC n VN -VP k R 1M 1pF C 1 F FOR THE RANGE OF R AND C GIVEN s < ta <.s FIGURE 17. ASTABLE MULTIBRATOR Chip Dimensions and Pad Layout Dimension in parenthesis are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (1 - inch). METALLIZATION: Thickness: 11kÅ 1kÅ, AL. PASSIVATION: 1.kÅ - 1.kÅ, Silane BOND PADS:. inches X. inches MIN DIE THICKNESS:.19 inches -.1 inches Copyright Intersil Americas LLC All Rights Reserved. All trademarks and registered trademarks are the property of their respective owners. For additional products, see Intersil products are manufactured, assembled and tested utilizing ISO91 quality systems as noted in the quality certifications found at Intersil products are sold by description only. Intersil may modify the circuit design and/or specifications of products at any time without notice, provided that such modification does not, in Intersil's sole judgment, affect the form, fit or function of the product. Accordingly, the reader is cautioned to verify that datasheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries. For information regarding Intersil Corporation and its products, see FN Rev. Page 9 of 9 December 199
DATASHEET CD40109BMS. Features. Description. Applications. Functional Diagram. Pinout. CMOS Quad Low-to-High Voltage Level Shifter
DATASHEET CD19BMS CMOS Quad Low-to-High Voltage Level Shifter Features High Voltage Type (V Rating) Independence of Power Supply Sequence Considerations - can Exceed - Input Signals can Exceed Both and
More informationNAND R/S - CD4044BMS Q VDD
DATASHT CD0BMS, CD0BMS CMOS Quad State R/S Latches FN Rev 0.00 December Features High Voltage Types (0V Rating) Quad NOR R/S Latch- CD0BMS Quad NAND R/S Latch - CD0BMS State Outputs with Common Output
More informationDATASHEET CD4020BMS, CD4024BMS, CD4040BMS. Pinouts. Features. Applications. Description. CMOS Ripple-Carry BinaryCounter/Dividers
DATASHEET CD00BMS, CD0BMS, CD00BMS CMOS ipple-carry BinaryCounter/Dividers FN3300 ev 1.00 Features Pinouts High Voltage Types (0V ating) Medium Speed Operation Fully Static Operation Buffered Inputs and
More informationDATASHEET CD4015BMS. Pinout. Features. Functional Diagram. Applications. Description
ATASHEET CBMS CMOS ual -Stage Static Shift egister With Serial Input/Parallel Output FN39 ev. Features Pinout High-Voltage Type (V ating) Medium Speed Operation MHz (typ.) Clock ate at V - VSS = OCK B
More informationDATASHEET CD4555BMS, CD4556BMS. Features. Pinouts. Applications. Functional Diagrams. Description. CMOS Dual Binary to 1 of 4Decoder/Demultiplexers
DTSHT CD555MS, CD556MS CMOS Dual inary to of Decoder/Demultiplexers FN336 Rev 0.00 Features High Voltage Type (0V Rating) Pinouts CD556MS TOP VIW CD555MS: Outputs High on Select CD556MS: Outputs Low on
More informationCD4070 CD4077 CMOS Quad Exclusive OR and Exclusive NOR Gates
CD7 CD77 CMOS Quad Exclusive OR ad Exclusive NOR Gates Features High Voltage Tyes (V Ratig) Piouts CD7BMS TOP VIEW CD7BMS - Quad Exclusive OR Gate CD77BMS - Quad Exclusive NOR Gate Medium Seed Oeratio
More informationDATASHEET CD4030BMS. Features. Pinout. Functional Diagram. Applications. Description. CMOS Quad Exclusive-OR Gate. FN3305 Rev 0.
DATASHEET CD3BMS CMOS Quad Exclusive-OR Gate FN335 Rev. Features Piout High Voltage Tye (V Ratig) Medium-Seed Oeratio - tphl, tplh = 5s (ty) at =, CL = 5F CD3BMS TOP VIEW 1% Tested for Quiescet Curret
More informationDATASHEET CD4017BMS, CD4022BMS. Features. Applications. Pinouts. Functional Diagrams. CMOS Counter/Dividers. FN3297 Rev 0.00 Page 1 of 10.
ATASHEET BMS, BMS MOS ounter/ividers BMS - ecade ounter with ecoded Outputs BMS - Octal ounter with 8 ecoded Outputs BMS and BMS are -stage and -stage Johnson counters having and 8 decoded outputs, respectively.
More informationDATASHEET CD4049UBMS. Features. Applications. Pinout. Functional Diagram. Schematic. CMOS Hex Buffer/Converter. FN3315 Rev 1.
DTSHEET CD09UBMS CMOS Hex Buffer/Converter The CD09UBMS is an inverting hex buffer and features logic level conversion using only one supply (voltage (VCC). The input signal high level (VIH) can exceed
More informationDATASHEET HS Features. Pinouts. ARINC 429 Bus Interface Line Driver Circuit. FN2963 Rev 3.00 Page 1 of 7. May 30, FN2963 Rev 3.
DATASHEET ARI 429 Bus Interface Line Driver Circuit FN2963 Rev 3.00 The is a monolithic dielectric ally isolated bipolar differential line driver designed to meet the specifications of ARI 429. This device
More informationDATASHEET CA3162. Features. Description. Ordering Information. Pinout. Functional Block Diagram. A/D Converters for 3-Digit Display
DATASHEET CA A/D Converters for -Digit Display Features Dual Slope A/D Conversion Multiplexed BCD Display Ultra Stable Internal Band Gap Voltage Reference Capable of Reading 99mV Below Ground with Single
More informationDATASHEET HI-390. Features. Ordering Information. Pinout Switch States shown for a Logic 1 Input. Applications. Functional Diagram
HI-39 Dual SPDT CMOS nalog Switch NOT RECOMMENDED FOR NEW DESIGNS NO RECOMMENDED REPLCEMENT contact our Technical Support Center at 1-888-INTERSIL or www.intersil.com/tsc DTSHEET FN7 Rev 1. ugust The Hl-39
More informationFeatures. Pinout. PART NUMBER PART MARKING TAPE & REEL PKG PKG. DWG. # EL7156CNZ (Note) (No longer available, recommended replacement: EL7156CSZ)
DATASHEET EL76 High Performance Pin Driver The EL76 high performance pin driver with three-state is suited to many ATE and level-shifting applications. The 3.A peak drive capability makes this part an
More informationDATASHEET. Features. Applications EL7155. High Performance Pin Driver. FN7279 Rev 3.00 Page 1 of 10. October 24, FN7279 Rev 3.
DATASHEET EL71 High Performance Pin Driver FN779 Rev 3. The EL71 high performance pin driver with 3-state is suited to many ATE and level-shifting applications. The 3.A peak drive capability makes this
More informationHCC/HCF4093B QUAD 2-INPUT NAND SCHMIDT TRIGGERS
QUAD 2-INPUT NAND SCHMIDT TRIGGERS SCHMITT-TRIGGER ACTION ON EACH INPUT WITH NO EXTERNAL COMPONENTS HYSTERESIS OLTAGE TYPICALLY 0.9 AT DD = 5 AND 2.3 AT DD = 10 NOISE IMMUNITY GREATER THAN 50% OF DD (typ.)
More informationHigh Speed Quad SPST CMOS Analog Switch
High Speed Quad SPST CMOS Analog Switch HI-21HS/883 The HI-21HS/883 is a monolithic CMOS analog switch featuring very fast switching speeds and low ON resistance. This integrated circuit consists of four
More informationDG211. Features. SPST 4-Channel Analog Switch. Part Number Information. Functional Block Diagrams. Pinout. Data Sheet December 21, 2005 FN3118.
Data Sheet FN3118.4 SPST 4-Channel Analog Switch The is a low cost, CMOS monolithic, Quad SPST analog switch. It can be used in general purpose switching applications for communications, instrumentation,
More informationDATASHEET EL7457. Features. Applications. Pinouts. 40MHz Non-Inverting Quad CMOS Driver. FN7288 Rev 4.00 Page 1 of 12.
DATASHEET EL77 0MHz Non-Inverting Quad CMOS Driver FN788 Rev.00 The EL77 is a high speed, non-inverting, quad CMOS driver. It is capable of running at clock rates up to 0MHz and features A peak drive capability
More informationCD4093BC Quad 2-Input NAND Schmitt Trigger
CD4093BC Quad 2-Input NAND Schmitt Trigger General Description The CD4093B consists of four Schmitt-trigger circuits. Each circuit functions as a 2-input NAND gate with Schmitttrigger action on both inputs.
More informationSN54HC682, SN74HC682 8-BIT MAGNITUDE COMPARATORS
SCLS0C MARCH 9 REVISED MAY 99 Compare Two -Bit Words 00-kΩ Pullup Resistors Are on the Q Inputs Package Options Include Plastic Small-Outline (DW) and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK),
More informationDATASHEET ISL7457SRH. Features. Related Literature. Applications. Radiation Hardened, SEE Hardened, Non-Inverting, Quad CMOS Driver
DATASHEET ISL747SRH Radiation Hardened, SEE Hardened, Non-Inverting, Quad CMOS Driver FN6874 Rev.3.00 The ISL747SRH is a radiation hardened, SEE hardened, high speed, non-inverting, quad CMOS driver. It
More informationCD4093BM CD4093BC Quad 2-Input NAND Schmitt Trigger
CD4093BM CD4093BC Quad 2-Input NAND Schmitt Trigger General Description The CD4093B consists of four Schmitt-trigger circuits Each circuit functions as a 2-input NAND gate with Schmitt-trigger action on
More informationCD4093BM CD4093BC Quad 2-Input NAND Schmitt Trigger
CD4093BM CD4093BC Quad 2-Input NAND Schmitt Trigger General Description The CD4093B consists of four Schmitt-trigger circuits Each circuit functions as a 2-input NAND gate with Schmitt-trigger action on
More informationMM74C14 Hex Schmitt Trigger
MM74C14 Hex Schmitt Trigger General Description The MM74C14 Hex Schmitt Trigger is a monolithic complementary MOS (CMOS) integrated circuit constructed with N- and P-channel enhancement transistors. The
More informationSN54HC20, SN74HC20 DUAL 4-INPUT POSITIVE-NAND GATES
SNHC0, SN7HC0 DUAL -INPUT POSITIVE-NAND GATES SCLS0C DECEMBER REVISED MAY 7 Package Options Include Plastic Small-Outline (D) and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and Standard Plastic
More informationMM74C14 Hex Schmitt Trigger
MM74C14 Hex Schmitt Trigger General Description The MM74C14 Hex Schmitt Trigger is a monolithic complementary MOS (CMOS) integrated circuit constructed with N- and P-channel enhancement transistors. The
More informationQuad SPST CMOS Analog Switch
Quad PT CMO Analog witch HI-201/883 The HI-201/883 is a monolithic device comprised of four independently selectable PT switchers which feature fast switching speeds (185ns typical) combined with low power
More informationCA3086. General Purpose NPN Transistor Array. Applications. Pinout. Ordering Information. Data Sheet August 2003 FN483.5
Data Sheet August FN8. General Purpose NPN Transistor Array The consists of five general-purpose silicon NPN transistors on a common monolithic substrate. Two of the transistors are internally connected
More informationXC7SET General description. 2. Features. 3. Applications. Ordering information. Inverting Schmitt trigger
Rev. 01 31 ugust 2009 Product data sheet 1. General description 2. Features 3. pplications is a high-speed Si-gate CMOS device. It provides an inverting buffer function with Schmitt trigger action. This
More informationDATASHEET AD7520, AD7521. Features. Ordering Information. Pinouts. 10-Bit, 12-Bit, Multiplying D/A Converters. FN3104 Rev.4.
DATASHEET AD720, AD72 0Bit, 2Bit, Multiplying D/A Converters The AD720 and AD72 are monolithic, high accuracy, low cost 0bit and 2bit resolution, multiplying digitaltoanalog converters (DAC). Intersil
More informationMM74C00 MM74C02 MM74C04 Quad 2-Input NAND Gate Quad 2-Input NOR Gate Hex Inverter
MM74C00 MM74C02 MM74C04 Quad 2-Input NAND Gate Quad 2-Input NOR Gate Hex Inverter General Description The MM74C00, MM74C02, and MM74C04 logic gates employ complementary MOS (CMOS) to achieve wide power
More informationINTEGRATED CIRCUITS. For a complete data sheet, please also download:
INTEGRATED CIRCUITS DATA SHEET For a complete data sheet, please also download: The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications The IC06 74HC/HCT/HCU/HCMOS Logic Package Information The IC06 74HC/HCT/HCU/HCMOS
More informationMM74C00 MM74C02 MM74C04 Quad 2-Input NAND Gate Quad 2-Input NOR Gate Hex Inverter
MM74C00 MM74C02 MM74C04 Quad 2-Input NAND Gate Quad 2-Input NOR Gate Hex Inverter General Description The MM74C00, MM74C02, and MM74C04 logic gates employ complementary MOS (CMOS) to achieve wide power
More informationDATASHEET HS-0548RH, HS-0549RH. Features. Applications. Pinouts. Ordering Information
DATASHEET HS-0RH, HS-0RH Radiation Hardened Single /Differential Channel CMOS Analog Multiplexers with Active Overvoltage rotection F Rev.00 August 00 The HS-0RH and HS-0RH are radiation hardened analog
More information. HIGH SPEED .LOW POWER DISSIPATION .HIGH NOISE IMMUNITY M54HC354 M74HC354 8 CHANNEL MULTIPLEXER/REGISTER (3 STATE) tpd = 24 ns (TYP.
M54HC354 M74HC354 8 CHANNEL MULTIPLEXER/REGISTER (3 STATE). HIGH SPEED tpd = 24 ns (TYP.) AT VCC =5V.LOW POWER DISSIPATION I CC =4µA (MAX.) AT T A =25 C.HIGH NOISE IMMUNITY VNIH =VNIL =28%VCC (MIN.) OUTPUT
More informationHCC4543B HCF4543B BCD-TO-7 SEGMENT LATCH/DECODER/LCD DRIVER HCC/HCF4543B
HCC4543B HCF4543B BCD-TO-7 SEGMENT LATCH/DECODER/LCD DRIER DISPLAY BLANKING OF ALL ILLEGAL INPUT COMBINATIONS LATCH STORAGE OF CODE CAPABILITY OF DRIING TWO LOW POWER TTL LOADS, TWO HTL LOADS, OR ONE LOW
More informationQuad 2-input NAND gate
Quad 2-input NAND gate BU40B / BU40BF / BU40BF The BU40B, BU40BF, and BU40BF are dual-input positive logic NAND gates. Four circuits are contained on a single chip. An inverter-based buffer has been added
More informationStandard Products UT54ACS109/UT54ACTS109 Dual J-K Flip-Flops. Datasheet November 2010
Standard Products UT54ACS109/UT54ACTS109 Dual J-K Flip-Flops Datasheet November 2010 www.aeroflex.com/logic FEATURES 1.2μ CMOS - Latchup immune High speed Low power consumption Single 5 volt supply Available
More informationStandard Products UT54ACS74/UT54ACTS74 Dual D Flip-Flops with Clear & Preset. Datasheet November 2010
Standard Products UT54ACS74/UT54ACTS74 Dual D Flip-Flops with Clear & Preset Datasheet November 2010 www.aeroflex.com/logic FEATURES 1.2μ CMOS - Latchup immune High speed Low power consumption Single 5
More informationFeatures OUT A NC 27 NC IN 8A IN 16 IN 7A IN 15 IN 6A IN 14 IN 5A IN 13 IN 4A IN 12 IN 3A IN 11 IN 2A IN 10 IN 1A IN 9 ENABLE GND ADDRESS A0 V REF
DATASHEET HS-0RH, HS-0RH Radiation Hardened Single /Differential Channel CMOS Analog Multiplexers with Active Overvoltage rotection F Rev..00 The HS-0RH and HS-0RH are radiation hardened analog multiplexers
More informationHex inverting Schmitt trigger with 5 V tolerant input
Rev. 04 15 February 2005 Product data sheet 1. General description 2. Features 3. pplications The is a high-performance, low-power, low-voltage, Si-gate CMOS device and superior to most advanced CMOS compatible
More information. HIGH SPEED .LOW POWER DISSIPATION .HIGH NOISE IMMUNITY M54HC133 M74HC INPUT NAND GATE. tpd = 13 ns (TYP.) at VCC =5V
M54HC133 M74HC133 13 INPUT NAND GATE. HIGH SPEED tpd = 13 ns (TYP.) at VCC =5V.LOW POWER DISSIPATION I CC =1µA (MAX.) at T A =25 C.HIGH NOISE IMMUNITY VNIH =VNIL =28%VCC (MIN.) OUTPUT DRIVE CAPABILITY
More informationDATASHEET HI-518. Features. Ordering Information. Applications. Pinout. 8-Channel/Differential 4-Channel, CMOS High Speed Analog Multiplexer
DATASHEET HI-518 8-Channel/Differential 4-Channel, CMOS High Speed Analog Multiplexer F3147 Rev 4.00 The Hl-518 is a monolithic, dielectrically isolated, high speed, high performance CMOS analog multiplexer.
More informationFeatures Y Wide supply voltage range 3 0V to 15V. Y High noise immunity 0 45 VDD (typ ) Y Low power TTL fan out of 2 driving 74L
CD4025 CD4023BM CD4023BC Buffered Triple 3-Input NAND Gate CD4025BM CD4025BC Buffered Triple 3-Input NOR Gate General Description These triple gates are monolithic complementary MOS (CMOS) integrated circuits
More informationMM74C906 Hex Open Drain N-Channel Buffers
Hex Open Drain N-Channel Buffers General Description The MM74C906 buffer employs monolithic CMOS technology in achieving open drain outputs. The MM74C906 consists of six inverters driving six N-channel
More informationStandard Products UT54ACS139/UT54ACTS139 Dual 2-Line to 4-Line Decoders/Demultiplexers. Datasheet November 2010
Standard Products UT54ACS9/UT54ACTS9 Dual -Line to 4-Line Decoders/Demultiplexers Datasheet November 00 www.aeroflex.com/logic FEATURES Incorporates two enable inputs to simplify cascading and/or data
More informationMM74C908 Dual CMOS 30-Volt Relay Driver
Dual CMOS 30-Volt Relay Driver General Description The MM74C908 is a general purpose dual high voltage driver capable of sourcing a minimum of 250 ma at V OUT = V CC 3V, and T J = 65 C. The MM74C908 consists
More informationINTEGRATED CIRCUITS. 74LV00 Quad 2-input NAND gate. Product specification Supersedes data of 1998 Apr 13 IC24 Data Handbook.
INTEGRATED CIRCUITS Supersedes data of 1998 Apr 13 IC24 Data Handbook 1998 Apr 20 FEATURES Wide operating voltage: 1.0 to 5.5 V Optimized for low voltage applications: 1.0 to 3.6 V Accepts TTL input levels
More information1-OF-8 DECODER/DEMULTIPLEXER High-Speed Silicon-Gate CMOS
1-OF-8 DECODER/DEMULTIPLEXER High-Speed Silicon-Gate CMOS The IN74AC138 is identical in pinout to the LS/ALS138, HC/HCT138. The device inputs are compatible with standard CMOS outputs; with pullup resistors,
More informationMM54C14 MM74C14 Hex Schmitt Trigger
MM54C14 MM74C14 Hex Schmitt Trigger General Description The MM54C14 MM74C14 Hex Schmitt Trigger is a monolithic complementary MOS (CMOS) integrated circuit constructed with N- and P-channel enhancement
More informationCD40106BC Hex Schmitt Trigger
CD40106BC Hex Schmitt Trigger General Description The CD40106BC Hex Schmitt Trigger is a monolithic complementary MOS (CMOS) integrated circuit constructed with N and P-channel enhancement transistors.
More informationDATASHEET HMU16, HMU17. Features. Applications. Ordering Information. 16 x 16-Bit CMOS Parallel Multipliers. FN2803 Rev 4.
DATASHEET HMU16, HMU17 16 x 16-Bit CMOS Parallel Multipliers The HMU16 and HMU17 are high speed, low power CMOS 16-bit x 16-bit multipliers ideal for fast, real time digital signal processing applications.
More informationDATASHEET ISL70024SEH, ISL73024SEH. Features. Applications. Related Literature. 200V, 7.5A Enhancement Mode GaN Power Transistor
DATASHEET 2V, 7.5A Enhancement Mode GaN Power Transistor FN8976 Rev.4. The ISL724SEH and ISL7324SEH are 2V N-channel enhancement mode GaN power transistors. These GaN FETs have been characterized for destructive
More informationStandard Products UT54ACS153/UT54ACTS153 Dual 4 to 1 Multiplexers. Datasheet November 2010
Standard Products UT54ACS153/UT54ACTS153 Dual 4 to 1 Multiplexers Datasheet November 2010 www.aeroflex.com/logic FEATURES 1.2μ CMOS - Latchup immune High speed Low power consumption Single 5 volt supply
More informationMM74HC00 Quad 2-Input NAND Gate
MM74HC00 Quad 2-Input NAND Gate General Description The MM74HC00 NAND gates utilize advanced silicon-gate CMOS technology to achieve operating speeds similar to LS-TTL gates with the low power consumption
More informationDual D Flip-Flop with Set and Reset High-Speed Silicon-Gate CMOS
TECHNICAL DATA IN74ACT74 Dual D Flip-Flop with Set and Reset High-Speed Silicon-Gate CMOS The IN74ACT74 is identical in pinout to the LS/ALS74, HC/HCT74. The IN74ACT74 may be used as a level converter
More informationUT54ACTS74E Dual D Flip-Flops with Clear & Preset July, 2013 Datasheet
UT54ACTS74E Dual D Flip-Flops with Clear & Preset July, 2013 Datasheet www.aeroflex.com/logic FEATURES m CRH CMOS process - Latchup immune High speed Low power consumption Wide power supply operating range
More information74HC123; 74HCT123. Dual retriggerable monostable multivibrator with reset
Product data sheet 1. General description 2. Features The are high-speed Si-gate CMOS devices and are pin compatible with Low-power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard
More informationDual 3-channel analog multiplexer/demultiplexer with supplementary switches
with supplementary switches Rev. 03 16 December 2009 Product data sheet 1. General description 2. Features 3. Applications 4. Ordering information The is a dual 3-channel analog multiplexer/demultiplexer
More information. HIGH SPEED .LOW POWER DISSIPATION .HIGH NOISE IMMUNITY M54HC148 M74HC148 8 TO 3 LINE PRIORITY ENCODER. tpd = 15 ns (TYP.
M54HC148 M74HC148 8 TO 3 LINE PRIORITY ENCODER. HIGH SPEED tpd = 15 ns (TYP.) AT VCC =5V.LOW POWER DISSIPATION I CC =4µA (MAX.) AT T A =25 C.HIGH NOISE IMMUNITY VNIH =VNIL =28%VCC (MIN.) OUTPUT DRIVE CAPABILITY
More informationMM74HCT08 Quad 2-Input AND Gate
MM74HCT08 Quad 2-Input AND Gate General Description The MM74HCT08 is a logic function fabricated by using advanced silicon-gate CMOS technology which provides the inherent benefits of CMOS low quiescent
More informationHIGH SPEED-10 MBit/s LOGIC GATE OPTOCOUPLERS
DESCRIPTION The / optocouplers consist of an AlGaAS LED, optically coupled to a very high speed integrated photo-detector logic gate with a strobable output. The devices are housed in a compact small-outline
More informationMM74HC74A Dual D-Type Flip-Flop with Preset and Clear
MM74HC74A Dual D-Type Flip-Flop with Preset and Clear General Description The MM74HC74A utilizes advanced silicon-gate CMOS technology to achieve operating speeds similar to the equivalent LS-TTL part.
More information. HIGH SPEED .LOW POWER DISSIPATION .HIGH NOISE IMMUNITY M54HC85 M74HC85 4-BIT MAGNITUDE COMPARATOR. tpd = 22 ns (TYP.) at VCC =5V
M54HC85 M74HC85 4-BIT MAGNITUDE COMPARATOR. HIGH SPEED tpd = 22 ns (TYP.) at VCC =5V.LOW POWER DISSIPATION I CC =4µA (MAX.) at T A =25 C.HIGH NOISE IMMUNITY VNIH =VNIL =28%VCC (MIN.) OUTPUT DRIVE CAPABILITY
More informationSN54F109, SN74F109 DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
Package Optio Include Plastic Small-Outline Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 00-mil DIPs description These devices contain two independent J-K positive-edge-triggered flip-flops.
More informationMM74C90 MM74C93 4-Bit Decade Counter 4-Bit Binary Counter
4-Bit Decade Counter 4-Bit Binary Counter General Description The MM74C90 decade counter and the MM74C93 binary counter and complementary MOS (CMOS) integrated circuits constructed with N- and P-channel
More information74AHC1G14; 74AHCT1G14
Rev. 6 18 May 29 Product data sheet 1. General description 2. Features 3. pplications 74HC1G14 and 74HCT1G14 are high-speed Si-gate CMOS devices. They provide an inverting buffer function with Schmitt
More informationMM74C150 MM82C19 16-Line to 1-Line Multiplexer 3-STATE 16-Line to 1-Line Multiplexer
MM74C150 MM82C19 16-Line to 1-Line Multiplexer 3-STATE 16-Line to 1-Line Multiplexer General Description The MM74C150 and MM82C19 multiplex 16 digital lines to 1 output. A 4-bit address code determines
More information74HC132-Q100; 74HCT132-Q100
Rev. 3 1 December 2015 Product data sheet 1. General description The is a quad 2-input NAND gate with Schmitt-trigger inputs. Inputs include clamp diodes. This enables the use of current limiting resistors
More informationMM74HC32 Quad 2-Input OR Gate
Quad 2-Input OR Gate General Description The MM74HC32 OR gates utilize advanced silicon-gate CMOS technology to achieve operating speeds similar to LS-TTL gates with the low power consumption of standard
More information74HC86. Quad 2 Input Exclusive OR Gate. High Performance Silicon Gate CMOS
Quad 2 Input Exclusive OR Gate MARKING DIAGRAMS High Performance Silicon Gate CMOS The is identical in pinout to the LS86. The device inputs are compatible with standard CMOS outputs; with pullup resistors,
More informationObsolete Product(s) - Obsolete Product(s)
8-INPUT NAND GATE HIGH SPEED: t PD = 13ns (TYP.) at V CC = 6V LOW POWER DISSIPATION: I CC = 1µA(MAX.) at T A =25 C HIGH NOISE IMMUNITY: V NIH = V NIL = 28 % V CC (MIN.) SYMMETRICAL OUTPUT IMPEDANCE: I
More informationHCC40147B HCF40147B 10 TO 4 LINE BCD PRIORITY ENCODER
HCC40147B HCF40147B 10 TO 4 LINE BCD PRIORITY ENCODER ENCODES 10 LINE TO 4 LINE BCD ACTIE LOW INPUTS AND OUTPUTS STANDARDIZED, SYMMETRICAL OUTPUT CHARACTERIZATION 100 % TESTED FOR QUIESCENT CURRENT. AT
More informationMM74HC164 8-Bit Serial-in/Parallel-out Shift Register
8-Bit Serial-in/Parallel-out Shift Register General Description Ordering Code: September 1983 Revised February 1999 The MM74HC164 utilizes advanced silicon-gate CMOS technology. It has the high noise immunity
More informationM74HC20TTR DUAL 4-INPUT NAND GATE
DUAL 4-INPUT NAND GATE HIGH SPEED: t PD = 9ns (TYP.) at V CC = 6V LOW POWER DISSIPATION: I CC = 1µA(MAX.) at T A =25 C HIGH NOISE IMMUNITY: V NIH = V NIL = 28 % V CC (MIN.) SYMMETRICAL OUTPUT IMPEDANCE:
More informationMM74HC374 3-STATE Octal D-Type Flip-Flop
3-STATE Octal D-Type Flip-Flop General Description The MM74HC374 high speed Octal D-Type Flip-Flops utilize advanced silicon-gate CMOS technology. They possess the high noise immunity and low power consumption
More informationMM74HC175 Quad D-Type Flip-Flop With Clear
Quad D-Type Flip-Flop With Clear General Description The MM74HC175 high speed D-type flip-flop with complementary outputs utilizes advanced silicon-gate CMOS technology to achieve the high noise immunity
More information1-OF-8 DECODER/DEMULTIPLEXER High-Speed Silicon-Gate CMOS
1-OF-8 DECODER/DEMULTIPLEXER High-Speed Silicon-Gate CMOS The IN74ACT138 is identical in pinout to the LS/ALS138, HC/HCT138. The IN74ACT138 may be used as a level converter for interfacing TTL or NMOS
More information2-input AND gate with open-drain output. The 74AHC1G09 is a high-speed Si-gate CMOS device.
74HC1G09 Rev. 02 18 December 2007 Product data sheet 1. General description 2. Features 3. Ordering information The 74HC1G09 is a high-speed Si-gate CMOS device. The 74HC1G09 provides the 2-input ND function
More informationCD4071BC CD4081BC Quad 2-Input OR Buffered B Series Gate Quad 2-Input AND Buffered B Series Gate
Quad 2-Input OR Buffered B Series Gate Quad 2-Input AND Buffered B Series Gate General Description The CD4071BC and CD4081BC quad gates are monolithic complementary MOS (CMOS) integrated circuits constructed
More informationMM74HC574 3-STATE Octal D-Type Edge-Triggered Flip-Flop
3-STATE Octal D-Type Edge-Triggered Flip-Flop General Description The MM74HC574 high speed octal D-type flip-flops utilize advanced silicon-gate P-well CMOS technology. They possess the high noise immunity
More informationMM54HC08 MM74HC08 Quad 2-Input AND Gate
MM54HC08 MM74HC08 Quad 2-Input AND Gate General Description These AND gates utilize advanced silicon-gate CMOS technology to achieve operating speeds similar to LS-TTL gates with the low power consumption
More informationMM74HC08 Quad 2-Input AND Gate
Quad 2-Input AND Gate General Description The MM74HC08 AND gates utilize advanced silicon-gate CMOS technology to achieve operating speeds similar to LS-TTL gates with the low power consumption of standard
More informationNTE74HC165 Integrated Circuit TTL High Speed CMOS, 8 Bit Parallel In/Serial Out Shift Register
NTE74HC165 Integrated Circuit TTL High Speed CMOS, 8 Bit Parallel In/Serial Out Shift Register Description: The NTE74HC165 is an 8 bit parallel in/serial out shift register in a 16 Lead DIP type package
More informationINTEGRATED CIRCUITS. For a complete data sheet, please also download:
INTEGRATED CIRCUITS DATA SHEET For a complete data sheet, please also download: The IC06 74HC/HCT/HCU/HCMOS ogic Family Specifications The IC06 74HC/HCT/HCU/HCMOS ogic Package Information The IC06 74HC/HCT/HCU/HCMOS
More informationFeatures. Y Low power TTL Fan out of 2 driving 74L. Y 5V 10V 15V parametric ratings. Y Symmetrical output characteristics
CD4001BM CD4001BC Quad 2-Input NOR Buffered B Series Gate CD4011BM CD4011BC Quad 2-Input NAND Buffered B Series Gate General Description These quad gates are monolithic complementary MOS (CMOS) integrated
More informationAVAILABLE OPTIONS PACKAGED DEVICES CHIP CARRIER (FK) CERAMIC DIP (JG) TL7702ACD TL7715ACD TL7702ACP TL7715ACP TL7702ACY TL7715ACY
Power-On Reset Generator Automatic Reset Generation After Voltage Drop Wide Supply Voltage Range Precision Voltage Sensor Temperature-Compensated Voltage Reference True and Complement Reset Outputs Externally
More informationINTEGRATED CIRCUITS. 74LV273 Octal D-type flip-flop with reset; positive-edge trigger. Product specification 1997 Apr 07 IC24 Data Handbook
INTEGRATED CIRCUITS Octal D-type flip-flop with reset; positive-edge trigger 1997 Apr 07 IC24 Data Handbook FEATURES Wide operating voltage: 1.0 to 5.5V Optimized for Low Voltage applications: 1.0 to 3.6V
More informationMM74HC175 Quad D-Type Flip-Flop With Clear
Quad D-Type Flip-Flop With Clear General Description The MM74HC175 high speed D-type flip-flop with complementary outputs utilizes advanced silicon-gate CMOS technology to achieve the high noise immunity
More information74HC1G86; 74HCT1G86. 2-input EXCLUSIVE-OR gate. The standard output currents are half those of the 74HC/HCT86.
Rev. 04 20 July 2007 Product data sheet 1. General description 2. Features 3. Ordering information 74HC1G86 and 74HCT1G86 are high-speed Si-gate CMOS devices. They provide a 2-input EXCLUSIVE-OR function.
More informationMM74HC4020 MM74HC Stage Binary Counter 12-Stage Binary Counter
February 1984 Revised February 1999 MM74HC4020 MM74HC4040 14-Stage Binary Counter 12-Stage Binary Counter General Description The MM74HC4020, MM74HC4040, are high speed binary ripple carry counters. These
More informationNTE74HC173 Integrated Circuit TTL High Speed CMOS, 4 Bit D Type Flip Flop with 3 State Outputs
NTE74HC173 Integrated Circuit TTL High Speed CMOS, 4 Bit D Type Flip Flop with 3 State Outputs Description: The NTE74HC173 is an high speed 3 State Quad D Type Flip Flop in a 16 Lead DIP type package that
More informationCD4021BC 8-Stage Static Shift Register
8-Stage Static Shift Register General Description The CD4021BC is an 8-stage parallel input/serial output shift register. A parallel/serial control input enables individual JAM inputs to each of 8 stages.
More informationCD74HC109, CD74HCT109
Data sheet acquired from Harris Semiconductor SCHS140 March 1998 CD74HC109, CD74HCT109 Dual J-K Flip-Flop with Set and Reset Positive-Edge Trigger [ /Title (CD74H C109, CD74H CT109) /Subject Dual J- Fliplop
More informationSN54HC153, SN74HC153 DUAL 4-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS
Permit Multiplexing from n Lines to One Line Perform Parallel-to-Serial Conversion Strobe (Enable) Line Provided for Cascading (N Lines to n Lines) Package Options Include Plastic Small-Outline (D), Thin
More information74HC132; 74HCT132. Quad 2-input NAND Schmitt trigger
Rev. 4 1 December 2015 Product data sheet 1. General description The is a quad 2-input NAND gate with Schmitt-trigger inputs. Inputs include clamp diodes. This enables the use of current limiting resistors
More information2 Input NAND Gate L74VHC1G00
Input NAND Gate The is an advanced high speed CMOS input NAND gate fabricated with silicon gate CMOS technology. It achieves high speed operation similar to equivalent Bipolar Schottky TTL while maintaining
More informationFeatures. Y Wide supply voltage range 3 0V to 15V. Y High noise immunity 0 45 VDD (typ ) Y Low power TTL fan out of 2 driving 74L
CD4023BM CD4023BC Buffered Triple 3-Input NAND Gate CD4025BM CD4025BC Buffered Triple 3-Input NOR Gate General Description These triple gates are monolithic complementary MOS (CMOS) integrated circuits
More informationHigh Performance Driver/Comparator, Active Load on a Single Chip AD53509
High Performance Driver/Comparator, Active Load on a Single Chip AD53509 FEATURES 250 MHz operation Driver/comparator and active load included On-chip Schottky diode bridge 52-lead LQFP_EP package APPLICATIONS
More informationFeatures. Y Low power TTL Fan out of 2 driving 74L. Y 5V 10V 15V parametric ratings. Y Symmetrical output characteristics
CD4001BM CD4001BC Quad 2-Input NOR Buffered B Series Gate CD4011BM CD4011BC Quad 2-Input NAND Buffered B Series Gate General Description These quad gates are monolithic complementary MOS (CMOS) integrated
More information