CD4070 CD4077 CMOS Quad Exclusive OR and Exclusive NOR Gates

Size: px
Start display at page:

Download "CD4070 CD4077 CMOS Quad Exclusive OR and Exclusive NOR Gates"

Transcription

1 CD7 CD77 CMOS Quad Exclusive OR ad Exclusive NOR Gates Features High Voltage Tyes (V Ratig) Piouts CD7BMS TOP VIEW CD7BMS - Quad Exclusive OR Gate CD77BMS - Quad Exclusive NOR Gate Medium Seed Oeratio - tphl, tplh = s (Ty.) at =, CL = F V, ad V Parametric Ratigs A B K = C D C D 3 3 H G M = G H L = E F 9 F Stadardized, Symmetrical Outut Characteristics 7 8 E % Tested for Quiescet Curret at V Maximum Iut Curret of µa at 8V Over Full Package Temerature Rage; A at 8V ad + o C Noise Margi (Over Full Package/Temerature Rage) - V at = V - V at = -.V at = V Meets All Requiremets of JEDEC Tetative Stadard No. 3B, Stadard Secificatios for Descritio of B Series CMOS Devices A B K = C D C D 3 7 CD77BMS TOP VIEW 3 H G M = G H L = E F 9 F 8 E Alicatios Logical Comarators Parity Geerators ad Checkers Adders/Subtractors Descritio CD7BMS cotais four ideedet Exclusive OR gates. The CD77BMS cotais four ideedet Exclusive NOR gates. The CD7BMS ad CD77BMS rovide the system desiger with a meas for direct imlemetatio of the Exclusive OR ad Exclusive NOR fuctios, resectively. Fuctioal Diagram K = C D M = G H L = E F = 7 = A B C D E F G H CD7BMS 3 J K L M The CD7BMS ad CD77BMS are sulied i these lead outlie ackages: Braze Seal DIP HQ Frit Seal DIP HB Ceramic Flatack *HF H3W *CD7B Oly CD77B Oly K = C D M = G H L = E F A B C D E F J K L G H 3 M CD77BMS

2 Secificatios CD7BMS, CD77BMS Absolute Maximum Ratigs DC Suly Voltage Rage, () V to +V (Voltage Refereced to Termials) Iut Voltage Rage, All Iuts V to +.V DC Iut Curret, Ay Oe Iut ±mA Oeratig Temerature Rage to + o C Package Tyes D, F, K, H Storage Temerature Rage (TSTG) o C to + o C Lead Temerature (Durig Solderig) o C At Distace / ± /3 Ich (.9mm ±.79mm) from case for s Maximum Reliability Iformatio Thermal Resistace θ ja θ jc Ceramic DIP ad FRIT Package o C/W o C/W Flatack Package o C/W o C/W Maximum Package Power Dissiatio (PD) at + o C For TA = to + o C (Package Tye D, F, K) mw For TA = + o C to + o C (Package Tye D, F, K).....Derate Liearity at mw/ o C to mw Device Dissiatio er Outut Trasistor mw For TA = Full Package Temerature Rage (All Package Tyes) Juctio Temerature o C TABLE. DC ELECTRICAL PERFORMANCE CHARACTERISTICS GROUP A PARAMETER SYMBOL CONDITIONS (NOTE ) SUBGROUPS TEMPERATURE MIN MAX UNITS Suly Curret IDD = V, VIN = or GND + o C - µa + o C - µa = 8V, VIN = or GND 3 - µa Iut Leakage Curret IIL VIN = or GND = + o C - - A + o C - - A = 8V A Iut Leakage Curret IIH VIN = or GND = + o C - A + o C - A = 8V 3 - A Outut Voltage VOL = V, No Load,, 3 + o C, + o C, - mv Outut Voltage VOH = V, No Load (Note 3),, 3 + o C, + o C,.9 - V Outut Curret (Sik) IOL = V, VOUT =.V + o C.3 - ma Outut Curret (Sik) IOL =, VOUT =.V + o C. - ma Outut Curret (Sik) IOL = V, VOUT =.V + o C 3. - ma Outut Curret (Source) IOHA = V, VOUT =.V + o C ma Outut Curret (Source) IOHB = V, VOUT =.V + o C ma Outut Curret (Source) IOH =, VOUT = 9.V + o C - -. ma Outut Curret (Source) IOH = V, VOUT = 3.V + o C ma N Threshold Voltage VNTH =, ISS = -µa + o C V P Threshold Voltage VPTH = V, IDD = µa + o C.7.8 V Fuctioal F =.8V, VIN = or GND 7 + o C VOH > VOL < V = V, VIN = or GND 7 + o C / / = 8V, VIN = or GND 8A + o C = 3V, VIN = or GND 8B Iut Voltage Low (Note ) VIL = V, VOH >.V, VOL <.V,, 3 + o C, + o C, -. V Iut Voltage High (Note ) Iut Voltage Low (Note ) Iut Voltage High (Note ) NOTES: VIH = V, VOH >.V, VOL <.V,, 3 + o C, + o C, 3. - V VIL VIH = V, VOH > 3.V, VOL <.V = V, VOH > 3.V, VOL <.V. All voltages refereced to device GND, % testig beig imlemeted.. Go/No Go test with limits alied to iuts.,, 3 + o C, + o C, - V,, 3 + o C, + o C, - V 3. For accuracy, voltage is measured differetially to. Limit is.v max.

3 Secificatios CD7BMS, CD77BMS TABLE. AC ELECTRICAL PERFORMANCE CHARACTERISTICS GROUP A PARAMETER SYMBOL CONDITIONS (NOTES, ) SUBGROUPS TEMPERATURE MIN MAX UNITS Proagatio Delay TPHL = V, VIN = or GND 9 + o C - 8 s TPLH, + o C, s Trasitio Time TTHL = V, VIN = or GND 9 + o C - s TTLH, + o C, - 7 s NOTES:. CL = F, RL = K, Iut TR, TF < s.. ad + o C limits guarateed, % testig beig imlemeted. TABLE 3. ELECTRICAL PERFORMANCE CHARACTERISTICS PARAMETER SYMBOL CONDITIONS NOTES TEMPERATURE MIN MAX UNITS Suly Curret IDD = V, VIN = or GND,, + o C - µa + o C - 3 µa =, VIN = or GND,, + o C - µa + o C - µa = V, VIN = or GND,, + o C - µa + o C - µa Outut Voltage VOL = V, No Load, + o C, + o C, - mv Outut Voltage VOL =, No Load, + o C, + o C, Outut Voltage VOH = V, No Load, + o C, + o C, Outut Voltage VOH =, No Load, + o C, + o C, - mv.9 - V V Outut Curret (Sik) IOL = V, VOUT =.V, + o C.3 - ma. - ma Outut Curret (Sik) IOL =, VOUT =.V, + o C.9 - ma. - ma Outut Curret (Sik) IOL = V, VOUT =.V, + o C. - ma. - ma Outut Curret (Source) IOHA = V, VOUT =.V, + o C ma - -. ma Outut Curret (Source) IOHB = V, VOUT =.V, + o C - -. ma - -. ma Outut Curret (Source) IOH =, VOUT = 9.V, + o C ma - -. ma Outut Curret (Source) IOH =V, VOUT = 3.V, + o C - -. ma - -. ma Iut Voltage Low VIL =, VOH > 9V, VOL < V, + o C, + o C, - 3 V Iut Voltage High VIH =, VOH > 9V, VOL < V, + o C, + o C, 7 - V

4 Secificatios CD7BMS, CD77BMS TABLE 3. ELECTRICAL PERFORMANCE CHARACTERISTICS (Cotiued) PARAMETER SYMBOL CONDITIONS NOTES TEMPERATURE Proagatio Delay TPHL TPLH =,, 3 + o C - 3 s = V,, 3 + o C - s Trasitio Time TTHL =,, 3 + o C - s TTLH = V,, 3 + o C - 8 s Iut Caacitace CIN Ay Iut, + o C - 7. F NOTES:. All voltages refereced to device GND.. The arameters listed o Table 3 are cotrolled via desig or rocess ad are ot directly tested. These arameters are characterized o iitial desig release ad uo desig chages which would affect these characteristics. 3. CL = F, RL = K, Iut TR, TF < s. MIN MAX UNITS TABLE. POST IRRADIATION ELECTRICAL PERFORMANCE CHARACTERISTICS PARAMETER SYMBOL CONDITIONS NOTES TEMPERATURE MIN MAX UNITS Suly Curret IDD = V, VIN = or GND, + o C - 7. µa N Threshold Voltage VNTH =, ISS = -µa, + o C V N Threshold Voltage VTN =, ISS = -µa, + o C - ± V Delta P Threshold Voltage VTP = V, IDD = µa, + o C..8 V P Threshold Voltage VTP = V, IDD = µa, + o C - ± V Delta Fuctioal F = 8V, VIN = or GND = 3V, VIN = or GND + o C VOH > / Proagatio Delay Time TPHL TPLH NOTES:. All voltages refereced to device GND.. CL = F, RL = K, Iut TR, TF < s. VOL < / = V,, 3, + o C -.3 x + o C Limit 3. See Table for + o C limit.. Read ad Record V s TABLE. BURN-IN AND LIFE TEST DELTA PARAMETERS + O C PARAMETER SYMBOL DELTA LIMIT Suly Curret - MSI- IDD ±.µa Outut Curret (Sik) IOL ± % x Pre-Test Readig Outut Curret (Source) IOHA ± % x Pre-Test Readig TABLE. APPLICABLE SUBGROUPS CONFORMANCE GROUP MIL-STD-883 METHOD GROUP A SUBGROUPS READ AND RECORD Iitial Test (Pre Bur-I) %, 7, 9 IDD, IOL, IOHA Iterim Test (Post Bur-I) %, 7, 9 IDD, IOL, IOHA Iterim Test (Post Bur-I) %, 7, 9 IDD, IOL, IOHA PDA (Note ) %, 7, 9, Deltas Iterim Test 3 (Post Bur-I) %, 7, 9 IDD, IOL, IOHA

5 Secificatios CD7BMS, CD77BMS CONFORMANCE GROUP TABLE. APPLICABLE SUBGROUPS (Cotiued) MIL-STD-883 METHOD GROUP A SUBGROUPS READ AND RECORD PDA (Note ) %, 7, 9, Deltas Fial Test %, 3, 8A, 8B,, Grou A Samle,, 3, 7, 8A, 8B, 9,, Grou B Subgrou B- Samle,, 3, 7, 8A, 8B, 9,,, Deltas Subgrous,, 3, 9,, Subgrou B- Samle, 7, 9 Grou D Samle,, 3, 8A, 8B, 9 Subgrous, 3 NOTE:. % Parameteric, 3% Fuctioal; Cumulative for Static ad. TABLE 7. TOTAL DOSE IRRADIATION MIL-STD-883 TEST READ AND RECORD CONFORMANCE GROUPS METHOD PRE-IRRAD POST-IRRAD PRE-IRRAD POST-IRRAD Grou E Subgrou, 7, 9 Table, 9 Table TABLE 8. BURN-IN AND IRRADIATION TEST CONNECTIONS FUNCTION OPEN GROUND 9V ± -.V Static Bur-I 3,,,,, -9,, 3 Note Static Bur-I Note Dyamic Bur- I Note Irradiatio Note NOTE: 3,,, 7,,,, 8, 9, - OSCILLATOR khz khz - 7 3,,,,, 8,,, 9, 3 3,,, 7,,,, 8, 9, -. Each i excet ad GND will have a series resistor of K ± %, = 8V ±.V. Each i excet ad GND will have a series resistor of 7K ± %; Grou E, Subgrou, samle size is dice/wafer, failures, = ±.V

6 CD7BMS, CD77BMS Schematics B* (, 9, ) A* (, 8, 3) J 3 (,, ) TRUTH TABLE CD7BMS OF GATES A B J = High Level = Low Level * ALL INPUTS PROTECTED BY CMOS PROTECTION NETWORK FIGURE. SCHEMATIC DIAGRAM FOR CD7BMS ( OF IDENTICAL GATES) B* (, 9, ) A* (, 8, 3) J 3 (,, ) TRUTH TABLE CD77BMS OF GATES A B J = High Level = Low Level * ALL INPUTS PROTECTED BY CMOS PROTECTION NETWORK FIGURE. SCHEMATIC DIAGRAM FOR CD77BMS ( OF IDENTICAL GATES)

7 Tyical Performace Characteristics CD7BMS, CD77BMS OUTPUT LOW (SINK) CURRENT (IOL) (ma) 3 AMBIENT TEMPERATURE (T A ) = + o C GATE-TO-SOURCE VOLTAGE (VGS) = V V OUTPUT LOW (SINK) CURRENT (IOL) (ma) AMBIENT TEMPERATURE (T A ) = + o C GATE-TO-SOURCE VOLTAGE (VGS) = V V DRAIN-TO-SOURCE VOLTAGE (VDS) (V) FIGURE 3. TYPICAL OUTPUT LOW (SINK) CURRENT CHARACTERISTICS DRAIN-TO-SOURCE VOLTAGE (VDS) (V) FIGURE. MINIMUM OUTPUT LOW (SINK) CURRENT CHARACTERISTICS DRAIN-TO-SOURCE VOLTAGE (VDS) (V) AMBIENT TEMPERATURE (T A ) = + o C GATE-TO-SOURCE VOLTAGE (VGS) = -V - -V OUTPUT HIGH (SOURCE) CURRENT (IOH) (ma) DRAIN-TO-SOURCE VOLTAGE (VDS) (V) AMBIENT TEMPERATURE (T A ) = + o C GATE-TO-SOURCE VOLTAGE (VGS) = -V - -V OUTPUT HIGH (SOURCE) CURRENT (IOH) (ma) FIGURE. TYPICAL OUTPUT HIGH (SOURCE) CURRENT CHARACTERISTICS FIGURE. MINIMUM OUTPUT HIGH (SOURCE) CURRENT CHARACTERISTICS TRANSITION TIME (tthl, ttlh) (s) AMBIENT TEMPERATURE (T A ) = + o C SUPPLY VOLTAGE () = V V 8 LOAD CAPACITANCE (CL) (F) PROPAGATION DELAY TIME (tphl, tplh) (s) 3 AMBIENT TEMPERATURE (T A ) = + o C SUPPLY VOLTAGE () = V V 8 LOAD CAPACITANCE (CL) (F) FIGURE 7. TYPICAL TRANSITION TIME AS A FUNCTION OF LOAD CAPACITANCE FIGURE 8. TYPICAL PROPAGATION DELAY TIME AS A FUNCTION OF LOAD CAPACITANCE

8 CD7BMS, CD77BMS Tyical Performace Characteristics (Cotiued) PROPAGATION DELAY TIME (tphl, tplh) (s) 3 AMBIENT TEMPERATURE (T A ) = + o C LOAD CAPACITANCE (CL) = F SUPPLY VOLTAGE () (V) FIGURE 9. TYPICAL PROPAGATION DELAY TIME AS A FUNCTION OF SUPPLY VOLTAGE POWER DISSIPATION PER GATE (PD) (µw) 3 - AMBIENT TEMPERATURE (T A ) = + o C SUPPLY VOLTAGE () = V INPUT FREQUENCY (fi) (khz) FIGURE. TYPICAL DYNAMIC POWER DISSIPATION AS A FUNCTION OF INPUT FREQUENCY V LOAD CAPACITANCE CL = F CL = F Chi Dimesios ad Pad Layout CD77BMSH Dimesios ad ad layout for CD7BMSH are idetical Dimesios i arethesis are i millimeters ad are derived from the basic ich dimesios as idicated. Grid graduatios are i mils ( -3 ich). METALLIZATION: PASSIVATION: BOND PADS: DIE THICKNESS: Thickess: kå kå, AL..kÅ -.kå, Silae. iches X. iches MIN.98 iches -.8 iches

DATASHEET CD4030BMS. Features. Pinout. Functional Diagram. Applications. Description. CMOS Quad Exclusive-OR Gate. FN3305 Rev 0.

DATASHEET CD4030BMS. Features. Pinout. Functional Diagram. Applications. Description. CMOS Quad Exclusive-OR Gate. FN3305 Rev 0. DATASHEET CD3BMS CMOS Quad Exclusive-OR Gate FN335 Rev. Features Piout High Voltage Tye (V Ratig) Medium-Seed Oeratio - tphl, tplh = 5s (ty) at =, CL = 5F CD3BMS TOP VIEW 1% Tested for Quiescet Curret

More information

DATASHEET CD40109BMS. Features. Description. Applications. Functional Diagram. Pinout. CMOS Quad Low-to-High Voltage Level Shifter

DATASHEET CD40109BMS. Features. Description. Applications. Functional Diagram. Pinout. CMOS Quad Low-to-High Voltage Level Shifter DATASHEET CD19BMS CMOS Quad Low-to-High Voltage Level Shifter Features High Voltage Type (V Rating) Independence of Power Supply Sequence Considerations - can Exceed - Input Signals can Exceed Both and

More information

DATASHEET CD4093BMS. Features. Pinout. Functional Diagram. Applications. Description. CMOS Quad 2-Input NAND Schmitt Triggers

DATASHEET CD4093BMS. Features. Pinout. Functional Diagram. Applications. Description. CMOS Quad 2-Input NAND Schmitt Triggers DATASHEET CD9BMS CMOS Quad -Input NAND Schmitt Triggers FN Rev. December 199 Features High Voltage Types (V Rating) Schmitt Trigger Action on Each Input With No External Components Hysteresis Voltage Typically.9V

More information

CD4071, CD4072 CD4075

CD4071, CD4072 CD4075 , MOS OR ate eatures igh-voltage Tyes (V Ratig) MS Quad -Iut OR ate MS ual -Iut OR ate MS Trile -Iut OR ate Medium Seed Oeratio: - tpl, tpl = s (ty) at V % Tested for Quiescet urret at V Maximum Iut urret

More information

NAND R/S - CD4044BMS Q VDD

NAND R/S - CD4044BMS Q VDD DATASHT CD0BMS, CD0BMS CMOS Quad State R/S Latches FN Rev 0.00 December Features High Voltage Types (0V Rating) Quad NOR R/S Latch- CD0BMS Quad NAND R/S Latch - CD0BMS State Outputs with Common Output

More information

DATASHEET CD4014BMS, CD4021BMS. Description. Features. Applications: Functional Diagram. Pinout. CMOS 8-Stage Static Shift Registers

DATASHEET CD4014BMS, CD4021BMS. Description. Features. Applications: Functional Diagram. Pinout. CMOS 8-Stage Static Shift Registers ATASHEET C1BMS, C1BMS CMOS -Stage Static Shift Registers Features High Voltage Tyes (V Ratig) Medium Seed Oeratio 1MHz (Ty.) Clock Rate at V-VSS = V Fully Static Oeratio Master-Slave Fli-Flos lus Outut

More information

DATASHEET CD4020BMS, CD4024BMS, CD4040BMS. Pinouts. Features. Applications. Description. CMOS Ripple-Carry BinaryCounter/Dividers

DATASHEET CD4020BMS, CD4024BMS, CD4040BMS. Pinouts. Features. Applications. Description. CMOS Ripple-Carry BinaryCounter/Dividers DATASHEET CD00BMS, CD0BMS, CD00BMS CMOS ipple-carry BinaryCounter/Dividers FN3300 ev 1.00 Features Pinouts High Voltage Types (0V ating) Medium Speed Operation Fully Static Operation Buffered Inputs and

More information

CD40104BMS, CD40194BMS CMOS 4-Bit Bidirectional Universal Shift Register

CD40104BMS, CD40194BMS CMOS 4-Bit Bidirectional Universal Shift Register ecember 199 Features High Voltage Tye (V Ratig) Medium Seed f = 1MHz (ty.) at V = 1V Fully Static Oeratio Sychroous Parallel or Serial Oeratio Three State Oututs (C1MS) Asychroous Master Reset (C19MS)

More information

CD40160BMS, CD40161BMS, CD40162BMS, CD40163BMS

CD40160BMS, CD40161BMS, CD40162BMS, CD40163BMS CD010BMS, CD011BMS, CD01BMS, CD013BMS December 199 File Number 3358 CMOS Sychroous Programmable -Bit Couters CD010BMS, CD011BMS, CD01BMS ad CD013BMS are -bit sychroous rogrammable couters. he EAR fuctio

More information

DATASHEET CD4073BMS, CD4081BMS, CD4082BMS. Features. Pinout. Description. CMOS AND Gate. FN3324 Rev 1.00 Page 1 of 11. October FN3324 Rev 1.

DATASHEET CD4073BMS, CD4081BMS, CD4082BMS. Features. Pinout. Description. CMOS AND Gate. FN3324 Rev 1.00 Page 1 of 11. October FN3324 Rev 1. TST 0MS, 0MS, 0MS MOS N ate eatures igh-voltage Tyes (0V Ratig) 0MS Trile -Iut N ate (No loger available or suorted) 0MS Quad -Iut N ate 0MS ual -Iut N ate (No loger available or suorted) Medium Seed Oeratio:

More information

DATASHEET CD4000BMS, CD4001BMS, CD4002BMS, CD4025BMS. Features. Pinouts. Description. CMOS NOR Gate. FN3289 Rev 0.00 Page 1 of 9.

DATASHEET CD4000BMS, CD4001BMS, CD4002BMS, CD4025BMS. Features. Pinouts. Description. CMOS NOR Gate. FN3289 Rev 0.00 Page 1 of 9. TST 000MS, 00MS, 00MS, 0MS MOS NOR ate N Rev 0.00 November eatures Piouts igh-voltage Tyes (0V Ratig) Proagatio elay Time = 0s (ty.) at L = 0, = V N 000MS TOP VIW uffered Iuts ad Oututs N Stadard Symmetrical

More information

CD4000BMS, CD4001BMS CD4002BMS, CD4025BMS

CD4000BMS, CD4001BMS CD4002BMS, CD4025BMS 000MS, 00MS 00MS, 0MS November MOS NOR ate eatures Piouts igh-voltage Tyes (0V Ratig) Proagatio elay Time = 0s (ty.) at L = 0, = V N 000MS TOP VIW uffered Iuts ad Oututs N Stadard Symmetrical Outut haracteristics

More information

DATASHEET CD4071BMS, CD4072BMS, CD4075BMS. Features. Pinout. Description. CMOS OR Gate. FN3323 Rev 0.00 Page 1 of 11. December FN3323 Rev 0.

DATASHEET CD4071BMS, CD4072BMS, CD4075BMS. Features. Pinout. Description. CMOS OR Gate. FN3323 Rev 0.00 Page 1 of 11. December FN3323 Rev 0. MOS OR ate NOT ROMMN OR NW SINS NO ROMMN RPLMNT cotact our Techical Suort eter at --INTRSIL or www.itersil.com/tsc TST N Rev 0.00 eatures igh-voltage Tyes (0V Ratig) 0MS Quad -Iut OR ate 0MS ual -Iut OR

More information

DATASHEET CD4555BMS, CD4556BMS. Features. Pinouts. Applications. Functional Diagrams. Description. CMOS Dual Binary to 1 of 4Decoder/Demultiplexers

DATASHEET CD4555BMS, CD4556BMS. Features. Pinouts. Applications. Functional Diagrams. Description. CMOS Dual Binary to 1 of 4Decoder/Demultiplexers DTSHT CD555MS, CD556MS CMOS Dual inary to of Decoder/Demultiplexers FN336 Rev 0.00 Features High Voltage Type (0V Rating) Pinouts CD556MS TOP VIW CD555MS: Outputs High on Select CD556MS: Outputs Low on

More information

DATASHEET CD4015BMS. Pinout. Features. Functional Diagram. Applications. Description

DATASHEET CD4015BMS. Pinout. Features. Functional Diagram. Applications. Description ATASHEET CBMS CMOS ual -Stage Static Shift egister With Serial Input/Parallel Output FN39 ev. Features Pinout High-Voltage Type (V ating) Medium Speed Operation MHz (typ.) Clock ate at V - VSS = OCK B

More information

DATASHEET CD4017BMS, CD4022BMS. Features. Applications. Pinouts. Functional Diagrams. CMOS Counter/Dividers. FN3297 Rev 0.00 Page 1 of 10.

DATASHEET CD4017BMS, CD4022BMS. Features. Applications. Pinouts. Functional Diagrams. CMOS Counter/Dividers. FN3297 Rev 0.00 Page 1 of 10. ATASHEET BMS, BMS MOS ounter/ividers BMS - ecade ounter with ecoded Outputs BMS - Octal ounter with 8 ecoded Outputs BMS and BMS are -stage and -stage Johnson counters having and 8 decoded outputs, respectively.

More information

CD4536BMS. CMOS Programmable Timer. Description. Features. Functional Diagram. Pinout. December 1992

CD4536BMS. CMOS Programmable Timer. Description. Features. Functional Diagram. Pinout. December 1992 53MS ecember 99 Features High Voltage Tye (V atig) Fli-Flo Stage - outs from to Last Stages Selectable by Select ode yass Iut llows yassig First Stages O-hi Oscillator Provisio lock Ihibit Iut Schmitt

More information

Quad 2-input NAND gate

Quad 2-input NAND gate Quad 2-input NAND gate BU40B / BU40BF / BU40BF The BU40B, BU40BF, and BU40BF are dual-input positive logic NAND gates. Four circuits are contained on a single chip. An inverter-based buffer has been added

More information

DATASHEET CD4049UBMS. Features. Applications. Pinout. Functional Diagram. Schematic. CMOS Hex Buffer/Converter. FN3315 Rev 1.

DATASHEET CD4049UBMS. Features. Applications. Pinout. Functional Diagram. Schematic. CMOS Hex Buffer/Converter. FN3315 Rev 1. DTSHEET CD09UBMS CMOS Hex Buffer/Converter The CD09UBMS is an inverting hex buffer and features logic level conversion using only one supply (voltage (VCC). The input signal high level (VIH) can exceed

More information

SN54HC682, SN74HC682 8-BIT MAGNITUDE COMPARATORS

SN54HC682, SN74HC682 8-BIT MAGNITUDE COMPARATORS SCLS0C MARCH 9 REVISED MAY 99 Compare Two -Bit Words 00-kΩ Pullup Resistors Are on the Q Inputs Package Options Include Plastic Small-Outline (DW) and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK),

More information

F3 F F1 GND

F3 F F1 GND 4-BIT ARITHMETIC LOGIC UNIT The MC54/74F82 performs three arithmetic and three logic operatio on two 4-bit words, A and B. Two additional elect input codes force the Function outputs LOW or HIGH. An Overflow

More information

Features Y Wide supply voltage range 3 0V to 15V. Y High noise immunity 0 45 VDD (typ ) Y Low power TTL fan out of 2 driving 74L

Features Y Wide supply voltage range 3 0V to 15V. Y High noise immunity 0 45 VDD (typ ) Y Low power TTL fan out of 2 driving 74L CD4025 CD4023BM CD4023BC Buffered Triple 3-Input NAND Gate CD4025BM CD4025BC Buffered Triple 3-Input NOR Gate General Description These triple gates are monolithic complementary MOS (CMOS) integrated circuits

More information

SN54HC20, SN74HC20 DUAL 4-INPUT POSITIVE-NAND GATES

SN54HC20, SN74HC20 DUAL 4-INPUT POSITIVE-NAND GATES SNHC0, SN7HC0 DUAL -INPUT POSITIVE-NAND GATES SCLS0C DECEMBER REVISED MAY 7 Package Options Include Plastic Small-Outline (D) and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and Standard Plastic

More information

. HIGH SPEED .LOW POWER DISSIPATION .HIGH NOISE IMMUNITY M54HC354 M74HC354 8 CHANNEL MULTIPLEXER/REGISTER (3 STATE) tpd = 24 ns (TYP.

. HIGH SPEED .LOW POWER DISSIPATION .HIGH NOISE IMMUNITY M54HC354 M74HC354 8 CHANNEL MULTIPLEXER/REGISTER (3 STATE) tpd = 24 ns (TYP. M54HC354 M74HC354 8 CHANNEL MULTIPLEXER/REGISTER (3 STATE). HIGH SPEED tpd = 24 ns (TYP.) AT VCC =5V.LOW POWER DISSIPATION I CC =4µA (MAX.) AT T A =25 C.HIGH NOISE IMMUNITY VNIH =VNIL =28%VCC (MIN.) OUTPUT

More information

. HIGH SPEED .LOW POWER DISSIPATION .HIGH NOISE IMMUNITY M74HC181 ARITHMETIC LOGIC UNIT/FUNCTION GENERATOR. tpd = 13 ns (TYP.

. HIGH SPEED .LOW POWER DISSIPATION .HIGH NOISE IMMUNITY M74HC181 ARITHMETIC LOGIC UNIT/FUNCTION GENERATOR. tpd = 13 ns (TYP. ARITHMETIC LOGIC UNIT/FUNCTION GENERATOR. HIGH SPEED tpd = 13 (TYP.) AT VCC =5V.LOW POWER DISSIPATION I CC =4µA (MAX.) at T A =25 C.HIGH NOISE IMMUNITY VNIH =VNIL =28%VCC (MIN.) OUTPUT DRIVE CAPABILITY

More information

DECODER I/O DATA CIRCUIT CONTROL CIRCUIT

DECODER I/O DATA CIRCUIT CONTROL CIRCUIT 32K x 8 HIGH-SPEED CMOS STATIC RAM MAY 1999 FEATURES High-speed access time: 10, 12, 15, 20, 25 ns Low active power: 400 mw (typical) Low standby power 250 µw (typical) CMOS standby 55 mw (typical) TTL

More information

MM74C150 MM82C19 16-Line to 1-Line Multiplexer 3-STATE 16-Line to 1-Line Multiplexer

MM74C150 MM82C19 16-Line to 1-Line Multiplexer 3-STATE 16-Line to 1-Line Multiplexer MM74C150 MM82C19 16-Line to 1-Line Multiplexer 3-STATE 16-Line to 1-Line Multiplexer General Description The MM74C150 and MM82C19 multiplex 16 digital lines to 1 output. A 4-bit address code determines

More information

MM74C00 MM74C02 MM74C04 Quad 2-Input NAND Gate Quad 2-Input NOR Gate Hex Inverter

MM74C00 MM74C02 MM74C04 Quad 2-Input NAND Gate Quad 2-Input NOR Gate Hex Inverter MM74C00 MM74C02 MM74C04 Quad 2-Input NAND Gate Quad 2-Input NOR Gate Hex Inverter General Description The MM74C00, MM74C02, and MM74C04 logic gates employ complementary MOS (CMOS) to achieve wide power

More information

. HIGH SPEED .LOW POWER DISSIPATION .HIGH NOISE IMMUNITY M54HC133 M74HC INPUT NAND GATE. tpd = 13 ns (TYP.) at VCC =5V

. HIGH SPEED .LOW POWER DISSIPATION .HIGH NOISE IMMUNITY M54HC133 M74HC INPUT NAND GATE. tpd = 13 ns (TYP.) at VCC =5V M54HC133 M74HC133 13 INPUT NAND GATE. HIGH SPEED tpd = 13 ns (TYP.) at VCC =5V.LOW POWER DISSIPATION I CC =1µA (MAX.) at T A =25 C.HIGH NOISE IMMUNITY VNIH =VNIL =28%VCC (MIN.) OUTPUT DRIVE CAPABILITY

More information

YuZhuo Fu Office location:417 room WeiDianZi building,no 800 DongChuan road,minhang Campus

YuZhuo Fu Office location:417 room WeiDianZi building,no 800 DongChuan road,minhang Campus Digital Itegrated Circuits YuZhuo Fu cotact:fuyuzhuo@ic.sjtu.edu.c Office locatio:417 room WeiDiaZi buildig,no 800 DogChua road,mihag Camus Itroductio Digital IC outlie CMOS at a glace CMOS static behavior

More information

Digital Integrated Circuits

Digital Integrated Circuits Digital Itegrated Circuits YuZhuo Fu cotact:fuyuzhuo@ic.sjtu.edu.c Office locatio:417 room WeiDiaZi buildig,no 800 DogChua road,mihag Camus Itroductio outlie CMOS at a glace CMOS static behavior CMOS dyamic

More information

Digital Integrated Circuits. Inverter. YuZhuo Fu. Digital IC. Introduction

Digital Integrated Circuits. Inverter. YuZhuo Fu. Digital IC. Introduction Digital Itegrated Circuits Iverter YuZhuo Fu Itroductio outlie CMOS at a glace CMOS static behavior CMOS dyamic behavior Power, Eergy, ad Eergy Delay Persective tech. /48 outlie CMOS at a glace CMOS static

More information

MM74C00 MM74C02 MM74C04 Quad 2-Input NAND Gate Quad 2-Input NOR Gate Hex Inverter

MM74C00 MM74C02 MM74C04 Quad 2-Input NAND Gate Quad 2-Input NOR Gate Hex Inverter MM74C00 MM74C02 MM74C04 Quad 2-Input NAND Gate Quad 2-Input NOR Gate Hex Inverter General Description The MM74C00, MM74C02, and MM74C04 logic gates employ complementary MOS (CMOS) to achieve wide power

More information

. HIGH SPEED .LOW POWER DISSIPATION .HIGH NOISE IMMUNITY M54HC85 M74HC85 4-BIT MAGNITUDE COMPARATOR. tpd = 22 ns (TYP.) at VCC =5V

. HIGH SPEED .LOW POWER DISSIPATION .HIGH NOISE IMMUNITY M54HC85 M74HC85 4-BIT MAGNITUDE COMPARATOR. tpd = 22 ns (TYP.) at VCC =5V M54HC85 M74HC85 4-BIT MAGNITUDE COMPARATOR. HIGH SPEED tpd = 22 ns (TYP.) at VCC =5V.LOW POWER DISSIPATION I CC =4µA (MAX.) at T A =25 C.HIGH NOISE IMMUNITY VNIH =VNIL =28%VCC (MIN.) OUTPUT DRIVE CAPABILITY

More information

HCC4543B HCF4543B BCD-TO-7 SEGMENT LATCH/DECODER/LCD DRIVER HCC/HCF4543B

HCC4543B HCF4543B BCD-TO-7 SEGMENT LATCH/DECODER/LCD DRIVER HCC/HCF4543B HCC4543B HCF4543B BCD-TO-7 SEGMENT LATCH/DECODER/LCD DRIER DISPLAY BLANKING OF ALL ILLEGAL INPUT COMBINATIONS LATCH STORAGE OF CODE CAPABILITY OF DRIING TWO LOW POWER TTL LOADS, TWO HTL LOADS, OR ONE LOW

More information

TC74HC373AP,TC74HC373AF,TC74HC373AFW

TC74HC373AP,TC74HC373AF,TC74HC373AFW TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC74HC373AP/AF/AFW TC74HC373AP,TC74HC373AF,TC74HC373AFW Octal D-Type Latch with 3-State Output The TC74HC373A is a high speed CMOS OCTAL LATCH

More information

. HIGH SPEED .LOW POWER DISSIPATION .HIGH NOISE IMMUNITY M54HC148 M74HC148 8 TO 3 LINE PRIORITY ENCODER. tpd = 15 ns (TYP.

. HIGH SPEED .LOW POWER DISSIPATION .HIGH NOISE IMMUNITY M54HC148 M74HC148 8 TO 3 LINE PRIORITY ENCODER. tpd = 15 ns (TYP. M54HC148 M74HC148 8 TO 3 LINE PRIORITY ENCODER. HIGH SPEED tpd = 15 ns (TYP.) AT VCC =5V.LOW POWER DISSIPATION I CC =4µA (MAX.) AT T A =25 C.HIGH NOISE IMMUNITY VNIH =VNIL =28%VCC (MIN.) OUTPUT DRIVE CAPABILITY

More information

CD4071BC CD4081BC Quad 2-Input OR Buffered B Series Gate Quad 2-Input AND Buffered B Series Gate

CD4071BC CD4081BC Quad 2-Input OR Buffered B Series Gate Quad 2-Input AND Buffered B Series Gate Quad 2-Input OR Buffered B Series Gate Quad 2-Input AND Buffered B Series Gate General Description The CD4071BC and CD4081BC quad gates are monolithic complementary MOS (CMOS) integrated circuits constructed

More information

SN54HC74, SN74HC74 DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET SCLS094B DECEMBER 1982 REVISED MAY 1997

SN54HC74, SN74HC74 DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET SCLS094B DECEMBER 1982 REVISED MAY 1997 Package Optio Include Plastic Small-Outline (D), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW), and eramic Flat (W) Packages, eramic hip arriers (FK), and Standard Plastic (N) and eramic (J)

More information

IS61C K x 16 HIGH-SPEED CMOS STATIC RAM

IS61C K x 16 HIGH-SPEED CMOS STATIC RAM ISC K x HIGH-SPEED CMOS STATIC RAM FEATURES High-speed access time: 0,,, and 0 ns CMOS low power operation 0 mw (typical) operating 0 µw (typical) standby TTL compatible interface levels Single V ± 0%

More information

Regenerative Property

Regenerative Property DESIGN OF LOGIC FAMILIES Some desirable characteristics to have: 1. Low ower dissiatio. High oise margi (Equal high ad low margis) 3. High seed 4. Low area 5. Low outut resistace 6. High iut resistace

More information

PO54G74A, PO74G74A. Pin Configuration. Logic Block Diagram. Pin Description. 54, 74 Series Noise Cancellation GHz Logic FEATURES: DESCRIPTION: 1D 2

PO54G74A, PO74G74A. Pin Configuration. Logic Block Diagram. Pin Description. 54, 74 Series Noise Cancellation GHz Logic FEATURES: DESCRIPTION: 1D 2 DUAL POSITIVEEDGETRIGGERED DTYPE FLIPFLOPS FEATURES:. Patented technology. Specified From 0 C to 12 C, C to 12 C. Operating frequency is faster than 600MHz. VCC Operates from 1.6V to 3.6V. Propagation

More information

MM74C906 Hex Open Drain N-Channel Buffers

MM74C906 Hex Open Drain N-Channel Buffers Hex Open Drain N-Channel Buffers General Description The MM74C906 buffer employs monolithic CMOS technology in achieving open drain outputs. The MM74C906 consists of six inverters driving six N-channel

More information

SN54/74LS145 1-OF-10 DECODER/DRIVER OPEN-COLLECTOR 1-OF-10 DECODER/ DRIVER OPEN-COLLECTOR FAST AND LS TTL DATA 5-240

SN54/74LS145 1-OF-10 DECODER/DRIVER OPEN-COLLECTOR 1-OF-10 DECODER/ DRIVER OPEN-COLLECTOR FAST AND LS TTL DATA 5-240 -OF-0 DECODER/DRIVER OPEN-COLLECTOR The SN54 / 74LS45, -of-0 Decoder/Driver, is designed to accept BCD inputs and provide appropriate outputs to drive 0-digit incandescent displays. All outputs remain

More information

IS61LV K x 16 LOW VOLTAGE CMOS STATIC RAM

IS61LV K x 16 LOW VOLTAGE CMOS STATIC RAM ISLV K x LOW VOLTAGE CMOS STATIC RAM FEATURES High-speed access time: 0,,, and 0 ns CMOS low power operation 0 mw (typical) operating 0 µw (typical) standby TTL compatible interface levels Single.V ± 0%

More information

DATASHEET HI-506A, HI-507A, HI-508A, HI-509A. Features. Applications

DATASHEET HI-506A, HI-507A, HI-508A, HI-509A. Features. Applications DATASHEET HI-506A, HI-507A, HI-508A, HI-509A 16-Channel, 8-Channel, Differential 8-Channel and Differential 4-Channel, CMOS Analog MUXs with Active Overvoltage rotection F3143 Rev.6.00 The HI-506A, HI-507A,

More information

74HC General description. 2. Features. 3-to-8 line decoder, demultiplexer with address latches; inverting. Product data sheet

74HC General description. 2. Features. 3-to-8 line decoder, demultiplexer with address latches; inverting. Product data sheet 3-to-8 line decoder, demultiplexer with address latches; inverting Product data sheet 1. General description 2. Features The is a high-speed Si-gate CMOS device and is pin compatible with low power Schottky

More information

MM74C14 Hex Schmitt Trigger

MM74C14 Hex Schmitt Trigger MM74C14 Hex Schmitt Trigger General Description The MM74C14 Hex Schmitt Trigger is a monolithic complementary MOS (CMOS) integrated circuit constructed with N- and P-channel enhancement transistors. The

More information

RM3283. Dual ARINC 429 Line Receiver

RM3283. Dual ARINC 429 Line Receiver Dual RINC 9 Line Receiver www.fairchildsemi.com Features Two separate analog receiver channels Converts RINC 9 levels to serial data Built-in TTL compatible complete channel test inputs TTL and CMOS compatible

More information

TC74HC148AP,TC74HC148AF

TC74HC148AP,TC74HC148AF TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC74HC148AP,TC74HC148AF 8-to-3 Line Priority Encoder The TC74HC148A is a high speed CMOS 8-to-3 LINE ENCODER fabricated with silicon gate C2MOS

More information

NOTE: The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package. *MR for LS160A and LS161A *SR for LS162A and LS163A

NOTE: The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package. *MR for LS160A and LS161A *SR for LS162A and LS163A BCD DECADE COUNTERS/ 4-BIT BINARY COUNTERS The LS160A/ 161A/ 162A/ 163A are high-speed 4-bit synchronous counters. They are edge-triggered, synchronously presettable, and cascadable MSI building blocks

More information

P-MOS Device and CMOS Inverters

P-MOS Device and CMOS Inverters Lecture 23 P-MOS Device and CMOS Inverters A) P-MOS Device Structure and Oeration B) Relation of Current to t OX, µ V LIMIT C) CMOS Device Equations and Use D) CMOS Inverter V OUT vs. V IN E) CMOS Short

More information

HN58C256 Series word 8-bit Electrically Erasable and Programmable CMOS ROM

HN58C256 Series word 8-bit Electrically Erasable and Programmable CMOS ROM 32768-word 8-bit Electrically Erasable and Programmable CMOS ROM ADE-203-092G (Z) Rev. 7.0 Nov. 29, 1994 Description The Hitachi HN58C256 is a electrically erasable and programmable ROM organized as 32768-word

More information

SN54F109, SN74F109 DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET

SN54F109, SN74F109 DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET Package Optio Include Plastic Small-Outline Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 00-mil DIPs description These devices contain two independent J-K positive-edge-triggered flip-flops.

More information

Case Outline(s). The case outlines shall be designated in Mil-Std-1835 and as follows:

Case Outline(s). The case outlines shall be designated in Mil-Std-1835 and as follows: SCOPE: QUAD, SPST, HIGH SPEED ANALOG SWITCH Device Type Generic Number SMD Number DG44A(x)/883B 56-04MC DG44A(x)/883B 56-04MC Case Outline(s). The case outlines shall be designated in Mil-Std-835 and as

More information

Features. Y Low power TTL Fan out of 2 driving 74L. Y 5V 10V 15V parametric ratings. Y Symmetrical output characteristics

Features. Y Low power TTL Fan out of 2 driving 74L. Y 5V 10V 15V parametric ratings. Y Symmetrical output characteristics CD4001BM CD4001BC Quad 2-Input NOR Buffered B Series Gate CD4011BM CD4011BC Quad 2-Input NAND Buffered B Series Gate General Description These quad gates are monolithic complementary MOS (CMOS) integrated

More information

SN54HC153, SN74HC153 DUAL 4-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS

SN54HC153, SN74HC153 DUAL 4-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS Permit Multiplexing from n Lines to One Line Perform Parallel-to-Serial Conversion Strobe (Enable) Line Provided for Cascading (N Lines to n Lines) Package Options Include Plastic Small-Outline (D), Thin

More information

MM74C14 Hex Schmitt Trigger

MM74C14 Hex Schmitt Trigger MM74C14 Hex Schmitt Trigger General Description The MM74C14 Hex Schmitt Trigger is a monolithic complementary MOS (CMOS) integrated circuit constructed with N- and P-channel enhancement transistors. The

More information

TC74HC74AP,TC74HC74AF,TC74HC74AFN

TC74HC74AP,TC74HC74AF,TC74HC74AFN TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC74HC74AP/AF/AFN TC74HC74AP,TC74HC74AF,TC74HC74AFN Dual D-Type Flip Flop Preset and Clear The TC74HC74A is a high speed CMOS D FLIP FLOP fabricated

More information

CD4510BMS, CD4516BMS. CMOS Presettable Up/Down Counters. Features. Applications. Functional Diagram. Pinout. Data Sheet December 1992 File Number 3338

CD4510BMS, CD4516BMS. CMOS Presettable Up/Down Counters. Features. Applications. Functional Diagram. Pinout. Data Sheet December 1992 File Number 3338 Data Sheet December File Number MOS resettable Up/Down ounters DBMS resettable BD Up/Down ounter and the DBMS resettable Binary Up/Down counter consist of four synchronously clocked D-type flip-flops (with

More information

RP mA, Ultra-Low Noise, Ultra-Fast CMOS LDO Regulator. General Description. Features. Applications. Ordering Information. Marking Information

RP mA, Ultra-Low Noise, Ultra-Fast CMOS LDO Regulator. General Description. Features. Applications. Ordering Information. Marking Information RP122 3mA, Ultra-Low Noise, Ultra-Fast CMOS LDO Regulator General Description The RP122 is designed for portable RF and wireless applications with demanding performance and space requirements. The RP122

More information

HCC40147B HCF40147B 10 TO 4 LINE BCD PRIORITY ENCODER

HCC40147B HCF40147B 10 TO 4 LINE BCD PRIORITY ENCODER HCC40147B HCF40147B 10 TO 4 LINE BCD PRIORITY ENCODER ENCODES 10 LINE TO 4 LINE BCD ACTIE LOW INPUTS AND OUTPUTS STANDARDIZED, SYMMETRICAL OUTPUT CHARACTERIZATION 100 % TESTED FOR QUIESCENT CURRENT. AT

More information

SEMICONDUCTOR TECHNICAL DATA

SEMICONDUCTOR TECHNICAL DATA SEICONDUCTOR TECHNICAL DATA The is a COS look ahead carry generator capable of anticipating a carry across four binary adders or groups of adders. The device is cascadable to perform full look ahead across

More information

. HIGH SPEED .LOW POWER DISSIPATION .OUTPUT DRIVE CAPABILITY M54HCT138 M74HCT138 3 TO 8 LINE DECODER (INVERTING) t PD = 16 ns (TYP.

. HIGH SPEED .LOW POWER DISSIPATION .OUTPUT DRIVE CAPABILITY M54HCT138 M74HCT138 3 TO 8 LINE DECODER (INVERTING) t PD = 16 ns (TYP. M54HCT138 M74HCT138 3 TO 8 LINE DECODER (INVERTING). HIGH SPEED t PD = 16 ns (TYP.) at V CC =5V.LOW POWER DISSIPATION ICC =4µAATTA =25 C.OUTPUT DRIVE CAPABILITY 10 LSTTL LOADS BALANCED PROPAGATION DELAYS

More information

1-OF-8 DECODER/DEMULTIPLEXER High-Speed Silicon-Gate CMOS

1-OF-8 DECODER/DEMULTIPLEXER High-Speed Silicon-Gate CMOS 1-OF-8 DECODER/DEMULTIPLEXER High-Speed Silicon-Gate CMOS The IN74AC138 is identical in pinout to the LS/ALS138, HC/HCT138. The device inputs are compatible with standard CMOS outputs; with pullup resistors,

More information

Features. Y Low power TTL Fan out of 2 driving 74L. Y 5V 10V 15V parametric ratings. Y Symmetrical output characteristics

Features. Y Low power TTL Fan out of 2 driving 74L. Y 5V 10V 15V parametric ratings. Y Symmetrical output characteristics CD4001BM CD4001BC Quad 2-Input NOR Buffered B Series Gate CD4011BM CD4011BC Quad 2-Input NAND Buffered B Series Gate General Description These quad gates are monolithic complementary MOS (CMOS) integrated

More information

AVAILABLE OPTIONS PACKAGED DEVICES CHIP CARRIER (FK) CERAMIC DIP (JG) TL7702ACD TL7715ACD TL7702ACP TL7715ACP TL7702ACY TL7715ACY

AVAILABLE OPTIONS PACKAGED DEVICES CHIP CARRIER (FK) CERAMIC DIP (JG) TL7702ACD TL7715ACD TL7702ACP TL7715ACP TL7702ACY TL7715ACY Power-On Reset Generator Automatic Reset Generation After Voltage Drop Wide Supply Voltage Range Precision Voltage Sensor Temperature-Compensated Voltage Reference True and Complement Reset Outputs Externally

More information

MM74HC175 Quad D-Type Flip-Flop With Clear

MM74HC175 Quad D-Type Flip-Flop With Clear Quad D-Type Flip-Flop With Clear General Description The MM74HC175 high speed D-type flip-flop with complementary outputs utilizes advanced silicon-gate CMOS technology to achieve the high noise immunity

More information

MM74HC157 Quad 2-Input Multiplexer

MM74HC157 Quad 2-Input Multiplexer Quad 2-Input Multiplexer General Description The MM74HC157 high speed Quad 2-to-1 Line data selector/multiplexers utilizes advanced silicon-gate CMOS technology. It possesses the high noise immunity and

More information

Features. Y Low power TTL Fan out of 2 driving 74L. Y 5V 10V 15V parametric ratings. Y Symmetrical output characteristics

Features. Y Low power TTL Fan out of 2 driving 74L. Y 5V 10V 15V parametric ratings. Y Symmetrical output characteristics CD4071BM CD4071BC Quad 2-Input OR Buffered B Series Gate CD4081BM CD4081BC Quad 2-Input AND Buffered B Series Gate General Description These quad gates are monolithic complementary MOS (CMOS) integrated

More information

. HIGH SPEED .LOW POWER DISSIPATION .HIGH NOISE IMMUNITY M54HC4511 M74HC4511 BCD TO 7 SEGMENT LATCH/DECODER DRIVER. tpd = 28 ns (TYP.

. HIGH SPEED .LOW POWER DISSIPATION .HIGH NOISE IMMUNITY M54HC4511 M74HC4511 BCD TO 7 SEGMENT LATCH/DECODER DRIVER. tpd = 28 ns (TYP. M54HC4511 M74HC4511 BCD TO 7 SEGMENT LATCH/DECODER DRIVER. HIGH SPEED tpd = 28 (TYP.) AT VCC =5V.LOW POWER DISSIPATION I CC =4µA (MAX.) AT T A =25 C.HIGH NOISE IMMUNITY VNIH =VNIL =28%VCC (MIN.) OUTPUT

More information

White Electronic Designs

White Electronic Designs 查询 WS1M32-25HSCA 供应商 White Electronic Designs 捷多邦, 专业 PCB 打样工厂,24 小时加急 出货 1Mx32 SRAM MODULE FEATURES Access Times of 17, 20, 25ns Packaging 4 lead, 2mm CQFP, (Package 511) 66 pin PGA Type, 1 35" sq, Hermetic

More information

TC74LCX08F,TC74LCX08FN,TC74LCX08FT,TC74LCX08FK

TC74LCX08F,TC74LCX08FN,TC74LCX08FT,TC74LCX08FK TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC74LCX08F/FN/FT/FK TC74LCX08F,TC74LCX08FN,TC74LCX08FT,TC74LCX08FK Low-Voltage Quad 2-Input AND Gate with 5-V Tolerant Inputs and Outputs The

More information

TC74HC7292AP,TC74HC7292AF

TC74HC7292AP,TC74HC7292AF TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC74HC7292AP,TC74HC7292AF Programmable Divider/Timer The TC74HC7292A is a high speed CMOS PROGRAMMABLE DIVIDER/TIMER fabricated with silicon gate

More information

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

INTEGRATED CIRCUITS. For a complete data sheet, please also download: INTEGRATED CIRCUITS DATA SHEET For a complete data sheet, please also download: The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications The IC06 74HC/HCT/HCU/HCMOS Logic Package Information The IC06 74HC/HCT/HCU/HCMOS

More information

DATASHEET HI-518. Features. Ordering Information. Applications. Pinout. 8-Channel/Differential 4-Channel, CMOS High Speed Analog Multiplexer

DATASHEET HI-518. Features. Ordering Information. Applications. Pinout. 8-Channel/Differential 4-Channel, CMOS High Speed Analog Multiplexer DATASHEET HI-518 8-Channel/Differential 4-Channel, CMOS High Speed Analog Multiplexer F3147 Rev 4.00 The Hl-518 is a monolithic, dielectrically isolated, high speed, high performance CMOS analog multiplexer.

More information

MM74C908 Dual CMOS 30-Volt Relay Driver

MM74C908 Dual CMOS 30-Volt Relay Driver Dual CMOS 30-Volt Relay Driver General Description The MM74C908 is a general purpose dual high voltage driver capable of sourcing a minimum of 250 ma at V OUT = V CC 3V, and T J = 65 C. The MM74C908 consists

More information

SN54HC273, SN74HC273 OCTAL D-TYPE FLIP-FLOPS WITH CLEAR SCLS136B DECEMBER 1982 REVISED MAY 1997

SN54HC273, SN74HC273 OCTAL D-TYPE FLIP-FLOPS WITH CLEAR SCLS136B DECEMBER 1982 REVISED MAY 1997 ontain Eight Flip-Flops With Single-ail Outputs Direct lear Input Individual Data Input to Each Flip-Flop Applications Include: Buffer/Storage egisters Shift egisters Pattern Generators Package Options

More information

2 Input NAND Gate L74VHC1G00

2 Input NAND Gate L74VHC1G00 Input NAND Gate The is an advanced high speed CMOS input NAND gate fabricated with silicon gate CMOS technology. It achieves high speed operation similar to equivalent Bipolar Schottky TTL while maintaining

More information

DATASHEETS FOR PARTS DIGITAL ELECTRONICS SYSTEM DESIGN NMOS I-V SUMMARY EXAM SCHEDULE 10/5/2018. cutoff V V. linear.

DATASHEETS FOR PARTS DIGITAL ELECTRONICS SYSTEM DESIGN NMOS I-V SUMMARY EXAM SCHEDULE 10/5/2018. cutoff V V. linear. //8 IGIT EECTRONICS SYSTEM ESIGN F 8 PROFS. IRIS HR & RO ERESFOR OCTOER, 8 ECTURE : CMOS TRNSIENT EHIOR TSHEETS FOR PRTS ll arts rovided for you i our kits come with datasheets Pi layout i ackage Schematic

More information

MM74HC151 8-Channel Digital Multiplexer

MM74HC151 8-Channel Digital Multiplexer 8-Channel Digital Multiplexer General Description The MM74HC151 high speed Digital multiplexer utilizes advanced silicon-gate CMOS technology. Along with the high noise immunity and low power dissipation

More information

. HIGH SPEED .LOW POWER DISSIPATION .HIGH NOISE IMMUNITY M54HC137 M74HC137 3 TO 8 LINE DECODER/LATCH (INVERTING) tpd = 11 ns (TYP.

. HIGH SPEED .LOW POWER DISSIPATION .HIGH NOISE IMMUNITY M54HC137 M74HC137 3 TO 8 LINE DECODER/LATCH (INVERTING) tpd = 11 ns (TYP. M54HC137 M74HC137 3 TO 8 LINE DECODER/LATCH (INVERTING). HIGH SPEED tpd = 11 (TYP.) AT VCC =5V.LOW POWER DISSIPATION I CC =4µA (MAX.) AT T A =25 C.HIGH NOISE IMMUNITY VNIH =VNIL =28%VCC (MIN.) OUTPUT DRIVE

More information

DESCRIPTION DECODER I/O DATA CIRCUIT CONTROL CIRCUIT

DESCRIPTION DECODER I/O DATA CIRCUIT CONTROL CIRCUIT 512K x 16 HIGH SPEED ASYNCHRONOUS CMOS STATIC RAM WITH 3.3V SUPPLY SEPTEMBER 2005 FEATURES High-speed access time: 8, 10, and 12 ns CMOS low power operation Low stand-by power: Less than 5 ma (typ.) CMOS

More information

MORE TUTORIALS FOR VERILOG DIGITAL ELECTRONICS SYSTEM DESIGN HOMEWORK ASSIGNMENTS DATASHEETS FOR PARTS 10/3/2018

MORE TUTORIALS FOR VERILOG DIGITAL ELECTRONICS SYSTEM DESIGN HOMEWORK ASSIGNMENTS DATASHEETS FOR PARTS 10/3/2018 //8 DIGITA EECTRONICS SYSTEM DESIGN FA 8 PROFS. IRIS BAHAR & ROD BERESFORD OCTOBER, 8 ECTURE 9: CMOS TRANSIENT BEHAIOR MORE TUTORIAS FOR ERIOG O the course website you ca fid some useful liks to additioal

More information

74HC4067; 74HCT channel analog multiplexer/demultiplexer

74HC4067; 74HCT channel analog multiplexer/demultiplexer Product data sheet 1. General description 2. Features 3. Applications The is a high-speed Si-gate CMOS device and is pin compatible with the HEF4067B. The device is specified in compliance with JEDEC standard

More information

HIGH SPEED-10 MBit/s LOGIC GATE OPTOCOUPLERS

HIGH SPEED-10 MBit/s LOGIC GATE OPTOCOUPLERS DESCRIPTION The / optocouplers consist of an AlGaAS LED, optically coupled to a very high speed integrated photo-detector logic gate with a strobable output. The devices are housed in a compact small-outline

More information

74HC573; 74HCT573. Octal D-type transparent latch; 3-state. The 74HC573; 74HCT573 is functionally identical to:

74HC573; 74HCT573. Octal D-type transparent latch; 3-state. The 74HC573; 74HCT573 is functionally identical to: Product data sheet 1. General description The is a high-speed Si-gate CMOS device and is pin compatible with Low-power Schottky TTL (LSTTL). The has octal D-type transparent latches featuring separate

More information

CD4071BC CD4081BC Quad 2-Input OR Buffered B Series Gate Quad 2-Input AND Buffered B Series Gate

CD4071BC CD4081BC Quad 2-Input OR Buffered B Series Gate Quad 2-Input AND Buffered B Series Gate Quad 2-Input OR Buffered B Series Gate Quad 2-Input AND Buffered B Series Gate General Description The CD4071BC and CD4081BC quad gates are monolithic complementary MOS (CMOS) integrated circuits cotructed

More information

Features. Y Wide supply voltage range 3 0V to 15V. Y High noise immunity 0 45 VDD (typ ) Y Low power TTL fan out of 2 driving 74L

Features. Y Wide supply voltage range 3 0V to 15V. Y High noise immunity 0 45 VDD (typ ) Y Low power TTL fan out of 2 driving 74L CD4023BM CD4023BC Buffered Triple 3-Input NAND Gate CD4025BM CD4025BC Buffered Triple 3-Input NOR Gate General Description These triple gates are monolithic complementary MOS (CMOS) integrated circuits

More information

DATASHEET HS Features. Pinouts. ARINC 429 Bus Interface Line Driver Circuit. FN2963 Rev 3.00 Page 1 of 7. May 30, FN2963 Rev 3.

DATASHEET HS Features. Pinouts. ARINC 429 Bus Interface Line Driver Circuit. FN2963 Rev 3.00 Page 1 of 7. May 30, FN2963 Rev 3. DATASHEET ARI 429 Bus Interface Line Driver Circuit FN2963 Rev 3.00 The is a monolithic dielectric ally isolated bipolar differential line driver designed to meet the specifications of ARI 429. This device

More information

74HC123; 74HCT123. Dual retriggerable monostable multivibrator with reset

74HC123; 74HCT123. Dual retriggerable monostable multivibrator with reset Product data sheet 1. General description 2. Features The are high-speed Si-gate CMOS devices and are pin compatible with Low-power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard

More information

74HC4051; 74HCT channel analog multiplexer/demultiplexer

74HC4051; 74HCT channel analog multiplexer/demultiplexer Product data sheet 1. General description 2. Features 3. Applications The is a high-speed Si-gate CMOS device and is pin compatible with Low-power Schottky TTL (LSTTL). The device is specified in compliance

More information

MM74HC175 Quad D-Type Flip-Flop With Clear

MM74HC175 Quad D-Type Flip-Flop With Clear Quad D-Type Flip-Flop With Clear General Description The MM74HC175 high speed D-type flip-flop with complementary outputs utilizes advanced silicon-gate CMOS technology to achieve the high noise immunity

More information

MM74HC32 Quad 2-Input OR Gate

MM74HC32 Quad 2-Input OR Gate Quad 2-Input OR Gate General Description The MM74HC32 OR gates utilize advanced silicon-gate CMOS technology to achieve operating speeds similar to LS-TTL gates with the low power consumption of standard

More information

EEC 118 Lecture #4: CMOS Inverters. Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation

EEC 118 Lecture #4: CMOS Inverters. Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation EEC 118 Lecture #4: CMOS Iverters ajeeva Amirtharajah Uiversity of Califoria, Davis Jeff Parhurst Itel Cororatio Outlie eview: Iverter Trasfer Characteristics Lecture 3: Noise Margis, ise & Fall Times,

More information

CD4021BC 8-Stage Static Shift Register

CD4021BC 8-Stage Static Shift Register 8-Stage Static Shift Register General Description The CD4021BC is an 8-stage parallel input/serial output shift register. A parallel/serial control input enables individual JAM inputs to each of 8 stages.

More information

HN58C65 Series word 8-bit Electrically Erasable and Programmable CMOS ROM

HN58C65 Series word 8-bit Electrically Erasable and Programmable CMOS ROM 8192-word 8-bit Electrically Erasable and Programmable CMOS ROM ADE-203-374A (Z) Rev. 1.0 Apr. 12, 1995 Description The Hitachi HN58C65 is a electrically erasable and programmable ROM organized as 8192-word

More information

Octal 3-State Noninverting Transparent Latch

Octal 3-State Noninverting Transparent Latch SL74HC73 Octal 3-State Noninverting Traparent Latch High-Performance Silicon-Gate CMOS The SL74HC73 is identical in pinout to the LS/ALS73. The device inputs are compatible with standard CMOS outputs;

More information

HN58C66 Series word 8-bit CMOS Electrically Erasable and Programmable CMOS ROM. ADE F (Z) Rev. 6.0 Apr. 12, Description.

HN58C66 Series word 8-bit CMOS Electrically Erasable and Programmable CMOS ROM. ADE F (Z) Rev. 6.0 Apr. 12, Description. 8192-word 8-bit CMOS Electrically Erasable and Programmable CMOS ROM ADE-203-375F (Z) Rev. 6.0 Apr. 12, 1995 Description The Hitachi HN58C66 is a electrically erasable and programmable ROM organized as

More information

NTE74HC173 Integrated Circuit TTL High Speed CMOS, 4 Bit D Type Flip Flop with 3 State Outputs

NTE74HC173 Integrated Circuit TTL High Speed CMOS, 4 Bit D Type Flip Flop with 3 State Outputs NTE74HC173 Integrated Circuit TTL High Speed CMOS, 4 Bit D Type Flip Flop with 3 State Outputs Description: The NTE74HC173 is an high speed 3 State Quad D Type Flip Flop in a 16 Lead DIP type package that

More information