CD40104BMS, CD40194BMS CMOS 4-Bit Bidirectional Universal Shift Register
|
|
- Peregrine Booth
- 5 years ago
- Views:
Transcription
1 ecember 199 Features High Voltage Tye (V Ratig) Medium Seed f = 1MHz (ty.) at V = 1V Fully Static Oeratio Sychroous Parallel or Serial Oeratio Three State Oututs (C1MS) Asychroous Master Reset (C19MS) 5V, 1V ad 15V Parametric Ratigs Stadardized Symmetrical Outut Characteristics Meets All Requiremets of JC Tetative Stadard No. 13, Stadard Secificatios for escritio of Series CMOS evices Alicatios Arithmetic Uit us Registers Serial/Parallel Coversios eeral Purose Register for us Orgaized Systems eeral Purose Registers escritio The C1MS is a uiversal shift register featurig arallel iuts, arallel oututs, SHIFT RIHT ad SHIFT LFT serial iuts, ad a high imedace third outut state allowig the device to be used i bus orgaized systems. I the arallel load mode (S ad S1 are high), data is loaded ito the associated fli-flo ad aears at the outut after the ositive trasitio of the OCK iut. urig loadig, serial data flow is ihibited. Shift right ad shift left are accomlished sychroously o the ositive clock edge with serial data etered at the SHIFT RIHT ad SHIFT LFT serial iuts, resectively. Clearig the register is accomlished by settig both mode cotrols low ad clockig the register. Whe the outut eable iut is low, all oututs assume the high imedace state. The C19MS is a uiversal shift register featurig arallel iuts, arallel oututs SHIFT RIHT ad SHIFT LFT serial iuts, ad a direct overridig clear iut. I the arallel load mode (S ad S1 are high), data is loaded ito the associated fli-flo ad aears at the outut after the ositive trasitio of the OCK iut. urig loadig, serial data flow is ihibited. Shift right ad shift left are accomlished sychroously o the ositive clock edge with data etered at the SHIFT RIHT ad SHIFT LFT serial iuts, resectively. Clockig of the register is ihibited whe both mode cotrol iuts are low. Whe low, the RST iut resets all stages ad forces all oututs low. The C19MS is similar to idustry tyes 319 ad MC19. The C1MS ad C19MS series tyes are sulied i these 1 lead outlie ackages raze Seal IP *HNX, HW Frit Seal IP *H1L, HIF Ceramic Flatack HW * C1 Oly C19 Oly Piouts C1MS, C19MS CMOS -it idirectioal Uiversal Shift Register OUTPUT NAL SHIFT RIHT IN 1 3 SHIFT LVL IN RST SHIFT RIHT IN 1 3 SHIFT LVL IN Fuctioal iagrams OUTPUT NAL C1MS TOP VIW C19MS TOP VIW C1MS 1 3 SHIFT LFT IN SHIFT RIHT IN S S1 MO SLCT OCK C19MS 1 3 SHIFT LFT IN SHIFT RIHT IN S S1 MO SLCT RST OCK V OCK 1 SLCT 1 9 SLCT 1 V OCK 1 SLCT 1 9 SLCT V = 1 = V = 1 = 8 CAUTION: These devices are sesitive to electrostatic discharge; follow roer IC Hadlig Procedures INTRSIL or Coyright Itersil Cororatio File Number 335
2 Secificatios C1MS, C19MS Absolute Maximum Ratigs C Suly Voltage Rage, (V) V to +V (Voltage Refereced to Termials) Iut Voltage Rage, All Iuts V to V +.5V C Iut Curret, Ay Oe Iut ±1mA Oeratig Temerature Rage to +15 o C Package Tyes, F, K, H Storage Temerature Rage (TST) o C to +15 o C Lead Temerature (urig Solderig) o C At istace 1/1 ± 1/3 Ich (1.59mm ±.79mm) from case for 1s Maximum Reliability Iformatio Thermal Resistace θ ja θ jc Ceramic IP ad FRIT Package o C/W o C/W Flatack Package o C/W o C/W Maximum Package Power issiatio (P) at +15 o C For T A = to +1 o C (Package Tye, F, K) mW For T A = +1 o C to +15 o C (Package Tye, F, K)......erate Liearity at 1mW/ o C to mw evice issiatio er Outut Trasistor mW For T A = Full Package Temerature Rage (All Package Tyes) Juctio Temerature o C TAL 1. C LCTRICAL PRFORMANC CHARACTRISTICS ROUP A PARAMTR SYMOL CONITIONS (NOT 1) SUROUPS TMPRATUR MIN MAX UNITS Suly Curret I V = V, VIN = V or N 1 +5 o C - 1 µa +15 o C - 1 µa V = 18V, VIN = V or N 3-1 µa Iut Leakage Curret IIL VIN = V or N V = V 1 +5 o C -1 - A +15 o C -1 - A V = 18V A Iut Leakage Curret IIH VIN = V or N V = V 1 +5 o C - 1 A +15 o C - 1 A V = 18V 3-1 A Outut Voltage VOL15 V = 15V, No Load 1,, 3 +5 o C, +15 o C, - 5 mv Outut Voltage VOH15 V = 15V, No Load (Note 3) 1,, 3 +5 o C, +15 o C, V Outut Curret (Sik) IOL5 V = 5V, VOUT =.V 1 +5 o C.53 - ma Outut Curret (Sik) IOL1 V = 1V, VOUT =.5V 1 +5 o C 1. - ma Outut Curret (Sik) IOL15 V = 15V, VOUT = 1.5V 1 +5 o C ma Outut Curret (Source) IOH5A V = 5V, VOUT =.V 1 +5 o C ma Outut Curret (Source) IOH5 V = 5V, VOUT =.5V 1 +5 o C ma Outut Curret (Source) IOH1 V = 1V, VOUT = 9.5V 1 +5 o C ma Outut Curret (Source) IOH15 V = 15V, VOUT = 13.5V 1 +5 o C ma N Threshold Voltage VNTH V = 1V, ISS = -1µA 1 +5 o C V P Threshold Voltage VPTH = V, I = 1µA 1 +5 o C.7.8 V Fuctioal F V =.8V, VIN = V or N 7 +5 o C VOH > VOL < V V = V, VIN = V or N 7 +5 o C V/ V/ V = 18V, VIN = V or N 8A +15 o C V = 3V, VIN = V or N 8 Iut Voltage Low VIL V = 5V, VOH >.5V, VOL <.5V 1,, 3 +5 o C, +15 o C, V (Note ) Iut Voltage High (Note ) VIH V = 5V, VOH >.5V, VOL <.5V 1,, 3 +5 o C, +15 o C, V Iut Voltage Low (Note ) Iut Voltage High (Note ) Tri-State Outut Leakage Tri-State Outut Leakage NOTS: VIL VIH IOZL IOZH V = 15V, VOH > 13.5V, VOL < 1.5V V = 15V, VOH > 13.5V, VOL < 1.5V VIN = V or N VOUT = V VIN = V or N VOUT = V 1. All voltages refereced to device N, 1% testig beig imlemeted.. o/no o test with limits alied to iuts. 1,, 3 +5 o C, +15 o C, - V 1,, 3 +5 o C, +15 o C, 11 - V V = V 1 +5 o C -. - µa +15 o C -1 - µa V = 18V µa V = V 1 +5 o C -. µa +15 o C - 1 µa V = 18V 3 -. µa 3. For accuracy, voltage is measured differetially to V. Limit is.5v max
3 Secificatios C1MS, C19MS TAL. AC LCTRICAL PRFORMANC CHARACTRISTICS PARAMTR SYMOL CONITIONS Proagatio elay Clock to Q Proagatio elay C19MS Reset to Q Proagatio elay C1MS 3-State Proagatio elay C1MS 3-State Trasitio Time Maximum Clock Iut Frequecy TPHL TPLH TPHL TPZH TPZL TPLZ TPHZ TTHL TTLH F V = 5V, VIN = V or N (Note 1, ) V = 5V, VIN = V or N (Note 1, ) V = 5V, VIN = V or N (Note, 3) V = 5V, VIN = V or N (Note, 3) V = 5V, VIN = V or N (Note 1, ) V = 5V, VIN = V or N (Note 1, ) NOTS: 1. = 5F, RL = K, Iut TR, TF < s.. ad +15 o C limits guarateed, 1% testig beig imlemeted. 3. V = 5V, = 5F, RL = 1K, Iut TR, TF < s. ROUP A SUROUPS TMPRATUR MIN MAX UNITS 9 +5 o C - s 1, o C, - 59 s 9 +5 o C - s 1, o C, - 1 s 9 +5 o C - 1 s 1, o C, - 1 s 9 +5 o C - 9 s 1, o C, - 1 s 9 +5 o C - s 1, o C, - 7 s 9 +5 o C 3 - MHz 1, o C,. - MHz TAL 3. LCTRICAL PRFORMANC CHARACTRISTICS PARAMTR SYMOL CONITIONS NOTS TMPRATUR MIN MAX UNITS Suly Curret I V = 5V, VIN = V or N 1,, +5 o C - 5 µa +15 o C - 15 µa V = 1V, VIN = V or N 1,, +5 o C - 1 µa +15 o C - 3 µa V = 15V, VIN = V or N 1,, +5 o C - 1 µa +15 o C - µa Outut Voltage VOL V = 5V, No Load 1, +5 o C, +15 o C, - 5 mv Outut Voltage VOL V = 1V, No Load 1, +5 o C, +15 o C, Outut Voltage VOH V = 5V, No Load 1, +5 o C, +15 o C, Outut Voltage VOH V = 1V, No Load 1, +5 o C, +15 o C, - 5 mv.95 - V V Outut Curret (Sik) IOL5 V = 5V, VOUT =.V 1, +15 o C.3 - ma. - ma Outut Curret (Sik) IOL1 V = 1V, VOUT =.5V 1, +15 o C.9 - ma 1. - ma Outut Curret (Sik) IOL15 V = 15V, VOUT = 1.5V 1, +15 o C. - ma. - ma Outut Curret (Source) IOH5A V = 5V, VOUT =.V 1, +15 o C ma - -. ma 7-139
4 Secificatios C1MS, C19MS TAL 3. LCTRICAL PRFORMANC CHARACTRISTICS (Cotiued) PARAMTR SYMOL CONITIONS NOTS TMPRATUR Outut Curret (Source) IOH5 V = 5V, VOUT =.5V 1, +15 o C ma - -. ma Outut Curret (Source) IOH1 V = 1V, VOUT = 9.5V 1, +15 o C ma ma Outut Curret (Source) IOH15 V =15V, VOUT = 13.5V 1, +15 o C - -. ma - -. ma Iut Voltage Low VIL V = 1V, VOH > 9V, VOL < 1V Iut Voltage High VIH V = 1V, VOH > 9V, VOL < 1V Proagatio elay Clock to Q Proagatio elay C19 Reset to Q Proagatio elay C1MS 3-State Proagatio elay C1MS 3-State Trasitio Time Miimum ata Setu Time,, 3, SRIN, SLIN to Clock Miimum ata Hold Time, 3, SRIN, SLIN to Clock Miimum Clock Pulse Width Maximum Clock Rise ad Fall Time Miimum ata Setu Time Select 1, Select to Clock Miimum ata Hold Time Select 1, Select to Clock TPHL TPLH TPLH TPHL TPZH TPZL TPLZ 1, +5 o C, +15 o C, 1, +5 o C, +15 o C, - 3 V 7 - V V = 1V 1,, 3 +5 o C - s V = 15V 1,, 3 +5 o C - 1 s V = 1V 1,, 3 +5 o C - 18 s V = 15V 1,, 3 +5 o C - 13 s V = 1V 1,, 3, +5 o C - 7 s V = 15V 1,, 3, +5 o C - 5 s TPHZ V = 1V 1,, +5 o C - 5 s V = 15V 1,, +5 o C - s TTHL V = 1V 1,, 3 +5 o C - 1 s TTLH V = 15V 1,, 3 +5 o C - 8 s TS V = 5V 1,, 3 +5 o C - 1 s V = 1V 1,, 3 +5 o C - 7 s V = 15V 1,, 3 +5 o C - 5 s TH V = 5V 1,, 3 +5 o C - s V = 1V 1,, 3 +5 o C - s V = 15V 1,, 3 +5 o C - s TW V = 5V 1,, 3 +5 o C - 18 s V = 1V 1,, 3 +5 o C - 8 s V = 15V 1,, 3 +5 o C - 5 s TR TF V = 5V 1,, 3, 5 +5 o C 3 - µs V = 1V 1,, 3, 5 +5 o C - µs V = 15V 1,, 3, 5 +5 o C 8 - µs TS V = 5V 1,, 3 +5 o C - s V = 1V 1,, 3 +5 o C - s V = 15V 1,, 3 +5 o C - 13 s TH V = 5V 1,, 3 +5 o C - s V = 1V 1,, 3 +5 o C - s V = 15V 1,, 3 +5 o C - s MIN MAX UNITS 7-131
5 Secificatios C1MS, C19MS TAL 3. LCTRICAL PRFORMANC CHARACTRISTICS (Cotiued) PARAMTR SYMOL CONITIONS NOTS TMPRATUR Miimum Reset Pulse TW V = 5V 1,, 3 +5 o C - 3 s Width C19MS V = 1V 1,, 3 +5 o C - s V = 15V 1,, 3 +5 o C - 1 s Iut Caacitace CIN Ay Iut 1, +5 o C F NOTS: 1. All voltages refereced to device N.. The arameters listed o Table 3 are cotrolled via desig or rocess ad are ot directly tested. These arameters are characterized o iitial desig release ad uo desig chages which would affect these characteristics. 3. = 5F, RL = K, Iut TR, TF < s.. = 5F, RL = 1K, Iut TR, TF < s. 5. If more tha oe uit is cascaded, TR should be made less tha or equal to the sumof the trasitio time ad the fixed roagatio delay of the outut of the drivig stage for the estimated caacitive load. MIN MAX UNITS TAL. POST IRRAIATION LCTRICAL PRFORMANC CHARACTRISTICS PARAMTR SYMOL CONITIONS NOTS TMPRATUR MIN MAX UNITS Suly Curret I V = V, VIN = V or N 1, +5 o C - 5 µa N Threshold Voltage VNTH V = 1V, ISS = -1µA 1, +5 o C V N Threshold Voltage elta VTN V = 1V, ISS = -1µA 1, +5 o C - ±1 V P Threshold Voltage VTP = V, I = 1µA 1, +5 o C..8 V P Threshold Voltage elta VTP = V, I = 1µA 1, +5 o C - ±1 V Fuctioal F V = 18V, VIN = V or N 1 +5 o C VOH > V = 3V, VIN = V or N V/ VOL < V/ V Proagatio elay Time TPHL TPLH V = 5V 1,, 3, +5 o C x +5 o C Limit s NOTS: 1. All voltages refereced to device N.. = 5F, RL = K, Iut TR, TF < s. 3. See Table for +5 o C limit.. Read ad Record TAL 5. URN-IN AN LIF TST LTA PARAMTRS +5 o C PARAMTR SYMOL LTA LIMIT Suly Curret - MSI- I ± 1.µA Outut Curret (Sik) IOL5 ± % x Pre-Test Readig Outut Curret (Source) IOH5A ± % x Pre-Test Readig
6 Secificatios C1MS, C19MS TAL. APPLICAL SUROUPS CONFORMANC ROUP MIL-ST-883 MTHO ROUP A SUROUPS RA AN RCOR Iitial Test (Pre ur-i) 1% 5 1, 7, 9 I, IOL5, IOH5A Iterim Test 1 (Post ur-i) 1% 5 1, 7, 9 I, IOL5, IOH5A Iterim Test (Post ur-i) 1% 5 1, 7, 9 I, IOL5, IOH5A PA (Note 1) 1% 5 1, 7, 9, eltas Iterim Test 3 (Post ur-i) 1% 5 1, 7, 9 I, IOL5, IOH5A PA (Note 1) 1% 5 1, 7, 9, eltas Fial Test 1% 5, 3, 8A, 8, 1, 11 rou A Samle 55 1,, 3, 7, 8A, 8, 9, 1, 11 rou Subgrou -5 Samle 55 1,, 3, 7, 8A, 8, 9, 1, 11, eltas Subgrous 1,, 3, 9, 1, 11 Subgrou - Samle 55 1, 7, 9 rou Samle 55 1,, 3, 8A, 8, 9 Subgrous 1, 3 NOT: 1. 5% Parameteric, 3% Fuctioal; Cumulative for Static 1 ad. TAL 7. TOTAL OS IRRAIATION CONFORMANC ROUPS MIL-ST-883 MTHO TST RA AN RCOR PR-IRRA POST-IRRA PR-IRRA POST-IRRA rou Subgrou 55 1, 7, 9 Table 1, 9 Table TAL 8. URN-IN AN IRRAIATION TST CONNCTIONS OSCILLATOR FUNCTION OPN ROUN V 9V ± -.5V C1MS, C19MS 5kHz 5kHz Static ur-i 1 Note 1 Static ur-i Note 1 yamic ur- I Note 1 Irradiatio Note , 9-11, 1-7, 8, 1 1, 3-, 9, , 9-11, 1 NOTS: 1. ach i excet V ad N will have a series resistor of 1K ± 5%, V = 18V ±.5V. ach i excet V ad N will have a series resistor of 7K ± 5%; rou, Subgrou, samle size is dice/wafer, failures, V = 1V ±.5V All Itersil semicoductor roducts are maufactured, assembled ad tested uder ISO9 quality systems certificatio. Itersil roducts are sold by descritio oly. Itersil Cororatio reserves the right to make chages i circuit desig ad/or secificatios at ay time without otice. Accordigly, the reader is cautioed to verify that data sheets are curret before lacig orders. Iformatio furished by Itersil is believed to be accurate ad reliable. However, o resosibility is assumed by Itersil or its subsidiaries for its use; or for ay ifrigemets of atets or other rights of third arties which may result from its use. No licese is grated by imlicatio or otherwise uder ay atet or atet rights of Itersil or its subsidiaries. For iformatio regardig Itersil Cororatio ad its roducts, see web site htt:// 131
7 C1MS, C19MS Logic iagrams SHIFT RIHT * INPUT * 3 V O V 15 OUTPUT * NAL 1 OCK * 11 O 1 * V O 1 V * ALL INPUTS AR PROTCT Y CMOS PROTCTION NTWORK S * 9 S1 * 1 * 5 3 * SHIFT LFT * INPUT 7 V V OCK* O O 13 1 CONTROL TRUTH TAL MO SLCT OUTPUT S S1 NAL 1 Reset ACTION 1 1 Shift Right ( toward ) 1 1 Shift Left ( toward ) Parallel Load X X X Oeratios occur as show above, but oututs assume high imedace X = o t Care 1 = High level = Low level * Level chage FIUR 1. C1MS
8 C1MS, C19MS Logic iagrams (Cotiued) SHIFT RIHT * INPUT * 3 R R V 15 RST * 1 OCK * 11 R 1 * 1 V * ALL INPUTS AR PROTCT Y CMOS PROTCTION NTWORK S * 9 S1 * 1 * 5 3 * SHIFT LFT * INPUT CONTROL TRUTH TAL MO SLCT OCK* S S1 RST X 1 No Chage ACTION 1 1 Shift Right ( toward ) 1 1 Shift Left ( toward ) Parallel Load X X X Reset X = o t Care 1 = High level = Low level * Level chage FIUR. C19MS 7-131
9 Tyical Performace Characteristics C1MS, C19MS OUTPUT LOW (SINK) CURRNT (IOL) (ma) AMINT TMPRATUR (T A ) = +5 o C AT-TO-SOURC VOLTA (VS) = 15V 1V 5V OUTPUT LOW (SINK) CURRNT (IOL) (ma) AMINT TMPRATUR (T A ) = +5 o C AT-TO-SOURC VOLTA (VS) = 15V 1V 5V RAIN-TO-SOURC VOLTA (VS) (V) FIUR 3. TYPICAL N-CHANNL OUTPUT LOW (SINK) CURRNT CHARACTRISTICS RAIN-TO-SOURC VOLTA (VS) (V) FIUR. MINIMUM N-CHANNL OUTPUT LOW (SINK) CURRNT CHARACTRISTICS RAIN-TO-SOURC VOLTA (VS) (V) AMINT TMPRATUR (T A ) = +5 o C AT-TO-SOURC VOLTA (VS) = -5V -1V -15V OUTPUT HIH (SOURC) CURRNT (IOH) (ma) RAIN-TO-SOURC VOLTA (VS) (V) AMINT TMPRATUR (T A ) = +5 o C AT-TO-SOURC VOLTA (VS) = -5V -1V -15V OUTPUT HIH (SOURC) CURRNT (IOH) (ma) FIUR 5. TYPICAL P-CHANNL OUTPUT HIH (SOURC) CURRNT CHARACTRISTICS FIUR. MINIMUM P-CHANNL OUTPUT HIH (SOURC) CURRNT CHARACTRISTICS PROPAATION LAY TIM (tplh, tphl) (s) 3 1 AMINT TMPRATUR (T A ) = +5 o C SUPPLY VOLTA (V) = 5V 1V 15V 8 1 LOA CAPACITANC () (F) FIUR 7. TYPICAL PROPAATION LAY TIM AS A FUNC- TION OF LOA CAPACITANC, (OCK TO Q) TRANSITION TIM (tthl, ttlh) (s) AMINT TMPRATUR (T A ) = +5 o C SUPPLY VOLTA (V) = 5V 8 1 LOA CAPACITANC () (F) 1V 15V FIUR 8. TYPICAL TRANSITION TIM AS A FUNCTION OF LOA CAPACITANC
10 C1MS, C19MS Tyical Performace Characteristics (Cotiued) TYP. YNAMIC POWR ISSIPATION (P) (µw) AMINT TMPRATUR (T A ) = +5 o C SUPPLY VOLTA (V) = 5V V 15V 1 8 = 5F = 15F FRQUNCY (fφ) (khz) FIUR 9. TYPICAL POWR ISSIPATION AS A FUNCTION OF FRQUNCY Chi imesios ad Pad Layouts C1MS C19MS imesios i arethesis are i millimeters ad are derived from the basic ich dimesios as idicated. rid graduatios are i mils (1-3 ich). MTALLIZATION: Thickess: 11kÅ 1kÅ, AL. PASSIVATION: 1.kÅ - 15.kÅ, Silae ON PAS:. iches X. iches MIN I THICKNSS:.198 iches -.18 iches 7-131
CD4070 CD4077 CMOS Quad Exclusive OR and Exclusive NOR Gates
CD7 CD77 CMOS Quad Exclusive OR ad Exclusive NOR Gates Features High Voltage Tyes (V Ratig) Piouts CD7BMS TOP VIEW CD7BMS - Quad Exclusive OR Gate CD77BMS - Quad Exclusive NOR Gate Medium Seed Oeratio
More informationDATASHEET CD4030BMS. Features. Pinout. Functional Diagram. Applications. Description. CMOS Quad Exclusive-OR Gate. FN3305 Rev 0.
DATASHEET CD3BMS CMOS Quad Exclusive-OR Gate FN335 Rev. Features Piout High Voltage Tye (V Ratig) Medium-Seed Oeratio - tphl, tplh = 5s (ty) at =, CL = 5F CD3BMS TOP VIEW 1% Tested for Quiescet Curret
More informationDATASHEET CD4014BMS, CD4021BMS. Description. Features. Applications: Functional Diagram. Pinout. CMOS 8-Stage Static Shift Registers
ATASHEET C1BMS, C1BMS CMOS -Stage Static Shift Registers Features High Voltage Tyes (V Ratig) Medium Seed Oeratio 1MHz (Ty.) Clock Rate at V-VSS = V Fully Static Oeratio Master-Slave Fli-Flos lus Outut
More informationCD4071, CD4072 CD4075
, MOS OR ate eatures igh-voltage Tyes (V Ratig) MS Quad -Iut OR ate MS ual -Iut OR ate MS Trile -Iut OR ate Medium Seed Oeratio: - tpl, tpl = s (ty) at V % Tested for Quiescet urret at V Maximum Iut urret
More informationCD4000BMS, CD4001BMS CD4002BMS, CD4025BMS
000MS, 00MS 00MS, 0MS November MOS NOR ate eatures Piouts igh-voltage Tyes (0V Ratig) Proagatio elay Time = 0s (ty.) at L = 0, = V N 000MS TOP VIW uffered Iuts ad Oututs N Stadard Symmetrical Outut haracteristics
More informationDATASHEET CD4000BMS, CD4001BMS, CD4002BMS, CD4025BMS. Features. Pinouts. Description. CMOS NOR Gate. FN3289 Rev 0.00 Page 1 of 9.
TST 000MS, 00MS, 00MS, 0MS MOS NOR ate N Rev 0.00 November eatures Piouts igh-voltage Tyes (0V Ratig) Proagatio elay Time = 0s (ty.) at L = 0, = V N 000MS TOP VIW uffered Iuts ad Oututs N Stadard Symmetrical
More informationDATASHEET CD4073BMS, CD4081BMS, CD4082BMS. Features. Pinout. Description. CMOS AND Gate. FN3324 Rev 1.00 Page 1 of 11. October FN3324 Rev 1.
TST 0MS, 0MS, 0MS MOS N ate eatures igh-voltage Tyes (0V Ratig) 0MS Trile -Iut N ate (No loger available or suorted) 0MS Quad -Iut N ate 0MS ual -Iut N ate (No loger available or suorted) Medium Seed Oeratio:
More informationDATASHEET CD4071BMS, CD4072BMS, CD4075BMS. Features. Pinout. Description. CMOS OR Gate. FN3323 Rev 0.00 Page 1 of 11. December FN3323 Rev 0.
MOS OR ate NOT ROMMN OR NW SINS NO ROMMN RPLMNT cotact our Techical Suort eter at --INTRSIL or www.itersil.com/tsc TST N Rev 0.00 eatures igh-voltage Tyes (0V Ratig) 0MS Quad -Iut OR ate 0MS ual -Iut OR
More informationNAND R/S - CD4044BMS Q VDD
DATASHT CD0BMS, CD0BMS CMOS Quad State R/S Latches FN Rev 0.00 December Features High Voltage Types (0V Rating) Quad NOR R/S Latch- CD0BMS Quad NAND R/S Latch - CD0BMS State Outputs with Common Output
More informationCD40160BMS, CD40161BMS, CD40162BMS, CD40163BMS
CD010BMS, CD011BMS, CD01BMS, CD013BMS December 199 File Number 3358 CMOS Sychroous Programmable -Bit Couters CD010BMS, CD011BMS, CD01BMS ad CD013BMS are -bit sychroous rogrammable couters. he EAR fuctio
More informationDATASHEET CD40109BMS. Features. Description. Applications. Functional Diagram. Pinout. CMOS Quad Low-to-High Voltage Level Shifter
DATASHEET CD19BMS CMOS Quad Low-to-High Voltage Level Shifter Features High Voltage Type (V Rating) Independence of Power Supply Sequence Considerations - can Exceed - Input Signals can Exceed Both and
More informationDATASHEET CD4015BMS. Pinout. Features. Functional Diagram. Applications. Description
ATASHEET CBMS CMOS ual -Stage Static Shift egister With Serial Input/Parallel Output FN39 ev. Features Pinout High-Voltage Type (V ating) Medium Speed Operation MHz (typ.) Clock ate at V - VSS = OCK B
More informationDATASHEET CD4555BMS, CD4556BMS. Features. Pinouts. Applications. Functional Diagrams. Description. CMOS Dual Binary to 1 of 4Decoder/Demultiplexers
DTSHT CD555MS, CD556MS CMOS Dual inary to of Decoder/Demultiplexers FN336 Rev 0.00 Features High Voltage Type (0V Rating) Pinouts CD556MS TOP VIW CD555MS: Outputs High on Select CD556MS: Outputs Low on
More informationCD4536BMS. CMOS Programmable Timer. Description. Features. Functional Diagram. Pinout. December 1992
53MS ecember 99 Features High Voltage Tye (V atig) Fli-Flo Stage - outs from to Last Stages Selectable by Select ode yass Iut llows yassig First Stages O-hi Oscillator Provisio lock Ihibit Iut Schmitt
More informationDATASHEET CD4093BMS. Features. Pinout. Functional Diagram. Applications. Description. CMOS Quad 2-Input NAND Schmitt Triggers
DATASHEET CD9BMS CMOS Quad -Input NAND Schmitt Triggers FN Rev. December 199 Features High Voltage Types (V Rating) Schmitt Trigger Action on Each Input With No External Components Hysteresis Voltage Typically.9V
More informationDATASHEET CD4020BMS, CD4024BMS, CD4040BMS. Pinouts. Features. Applications. Description. CMOS Ripple-Carry BinaryCounter/Dividers
DATASHEET CD00BMS, CD0BMS, CD00BMS CMOS ipple-carry BinaryCounter/Dividers FN3300 ev 1.00 Features Pinouts High Voltage Types (0V ating) Medium Speed Operation Fully Static Operation Buffered Inputs and
More informationDATASHEET CD4017BMS, CD4022BMS. Features. Applications. Pinouts. Functional Diagrams. CMOS Counter/Dividers. FN3297 Rev 0.00 Page 1 of 10.
ATASHEET BMS, BMS MOS ounter/ividers BMS - ecade ounter with ecoded Outputs BMS - Octal ounter with 8 ecoded Outputs BMS and BMS are -stage and -stage Johnson counters having and 8 decoded outputs, respectively.
More informationCD4089 CMOS Binary Rate Multiplier
9 MOS inary Rate Multiplier Features igh Voltage Type (V Rating) ascadable in Multiples of its Set to Input and etect Output % Tested for Quiescent urrent at V V, V and V Parametric Ratings Standardized
More informationCONNECTION DIAGRAM (TOP VIEW) 20. Note: Pin 1 is marked for orientation. Symbol Parameter Min Typ Max Unit VCC Supply Voltage 54 74
FOUR-BIT UP/DOWN COUNTER WITH THREE-STATE OUTPUTS The SN54/ LS569A is designed as programmable up/down BCD and Binary counters respectively. These devices have 3-state outputs for use in bus organized
More informationOctal 3-State Noninverting D Flip-Flop
TEHNIAL ATA IN74H74A Octal 3-State Noninverting Flip-Flop High-Performance Silicon-Gate MOS N SUFFIX PLASTI IP The IN74H74A is identical in pinout to the LS/ALS74. The device inputs are compatible with
More informationYuZhuo Fu Office location:417 room WeiDianZi building,no 800 DongChuan road,minhang Campus
Digital Itegrated Circuits YuZhuo Fu cotact:fuyuzhuo@ic.sjtu.edu.c Office locatio:417 room WeiDiaZi buildig,no 800 DogChua road,mihag Camus Itroductio Digital IC outlie CMOS at a glace CMOS static behavior
More informationRegenerative Property
DESIGN OF LOGIC FAMILIES Some desirable characteristics to have: 1. Low ower dissiatio. High oise margi (Equal high ad low margis) 3. High seed 4. Low area 5. Low outut resistace 6. High iut resistace
More informationHigh Speed Quad SPST CMOS Analog Switch
High Speed Quad SPST CMOS Analog Switch HI-21HS/883 The HI-21HS/883 is a monolithic CMOS analog switch featuring very fast switching speeds and low ON resistance. This integrated circuit consists of four
More informationDigital Integrated Circuits. Inverter. YuZhuo Fu. Digital IC. Introduction
Digital Itegrated Circuits Iverter YuZhuo Fu Itroductio outlie CMOS at a glace CMOS static behavior CMOS dyamic behavior Power, Eergy, ad Eergy Delay Persective tech. /48 outlie CMOS at a glace CMOS static
More informationSN54HC682, SN74HC682 8-BIT MAGNITUDE COMPARATORS
SCLS0C MARCH 9 REVISED MAY 99 Compare Two -Bit Words 00-kΩ Pullup Resistors Are on the Q Inputs Package Options Include Plastic Small-Outline (DW) and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK),
More informationLecture #25. Amplifier Types
ecture #5 Midterm # formatio ate: Moday November 3 rd oics to be covered: caacitors ad iductors 1 st -order circuits (trasiet resose) semicoductor material roerties juctios & their alicatios MOSFEs; commo-source
More informationDigital Integrated Circuits
Digital Itegrated Circuits YuZhuo Fu cotact:fuyuzhuo@ic.sjtu.edu.c Office locatio:417 room WeiDiaZi buildig,no 800 DogChua road,mihag Camus Itroductio outlie CMOS at a glace CMOS static behavior CMOS dyamic
More information8-bit shift register with 2:1 mux-in, latched B inputs, and serial out N74F835N FEATURES PIN CONFIGURATION
FATURS Specifically designed for Video applicatio Combines the 74F373, two 74F57s, and the 74F66 functio in one package Interleaved loading with : mux ual 8-bit parallel inputs Traparent latch on all B
More informationNTE40194B Integrated Circuit CMOS, 4 Bit Bidirectional Universal Shift Register
NTE4194B Integrated Circuit CMOS, 4Bit Bidirectional Universal Shift Register Description: The NTE4194B is a universal shift register in a 16Lead DIP type package featuring parallel inputs, parallel outputs
More information. HIGH SPEED .LOW POWER DISSIPATION .HIGH NOISE IMMUNITY M54HC354 M74HC354 8 CHANNEL MULTIPLEXER/REGISTER (3 STATE) tpd = 24 ns (TYP.
M54HC354 M74HC354 8 CHANNEL MULTIPLEXER/REGISTER (3 STATE). HIGH SPEED tpd = 24 ns (TYP.) AT VCC =5V.LOW POWER DISSIPATION I CC =4µA (MAX.) AT T A =25 C.HIGH NOISE IMMUNITY VNIH =VNIL =28%VCC (MIN.) OUTPUT
More informationSN54F109, SN74F109 DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
Package Optio Include Plastic Small-Outline Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 00-mil DIPs description These devices contain two independent J-K positive-edge-triggered flip-flops.
More informationistributed by: www.ameco.com -800-83-4242 The content and copyrights of the attached material are the property of its owner. 27002T -CHAEL EHACEMET MOE FIEL EFFECT TRASISTOR Features EW PROUCT Low On-Resistance
More informationSN54HC259, SN74HC259 8-BIT ADDRESSABLE LATCHES
SN4H29, SN4H29 8-BIT ARESSABLE LATHES 8-Bit Parallel-Out Storage Register Performs Serial-to-Parallel onversion With Storage Asynchronous Parallel lear Active-High ecoder Enable Input Simplifies Expansion
More informationADC Bit, 50MHz Video A/D Converter
ADC- -Bit, 0MHz Video A/D Converter FEATURES Low power dissipation (0mW max.) Input signal bandwith (00MHz) Optional synchronized clamp function Low input capacitance (pf typ.) +V or +V /+.V power supply
More informationDATASHEET HI-518. Features. Ordering Information. Applications. Pinout. 8-Channel/Differential 4-Channel, CMOS High Speed Analog Multiplexer
DATASHEET HI-518 8-Channel/Differential 4-Channel, CMOS High Speed Analog Multiplexer F3147 Rev 4.00 The Hl-518 is a monolithic, dielectrically isolated, high speed, high performance CMOS analog multiplexer.
More informationLC 2 MOS Precision Analog Switch in MSOP ADG419-EP
LC 2 MOS Precision Analog Switch in MSOP AG49-EP FEATURES 44 V supply maximum ratings VSS to V analog signal range Low on resistance:
More informationF3 F F1 GND
4-BIT ARITHMETIC LOGIC UNIT The MC54/74F82 performs three arithmetic and three logic operatio on two 4-bit words, A and B. Two additional elect input codes force the Function outputs LOW or HIGH. An Overflow
More informationSN54HC20, SN74HC20 DUAL 4-INPUT POSITIVE-NAND GATES
SNHC0, SN7HC0 DUAL -INPUT POSITIVE-NAND GATES SCLS0C DECEMBER REVISED MAY 7 Package Options Include Plastic Small-Outline (D) and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and Standard Plastic
More informationNOTE: The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package. *MR for LS160A and LS161A *SR for LS162A and LS163A
BCD DECADE COUNTERS/ 4-BIT BINARY COUNTERS The LS160A/ 161A/ 162A/ 163A are high-speed 4-bit synchronous counters. They are edge-triggered, synchronously presettable, and cascadable MSI building blocks
More informationLC2 MOS 4-/8-Channel High Performance Analog Multiplexers ADG408/ADG409
a FEATURES 44 upply Maximum Ratings to Analog Signal Range Low On Resistance ( max) Low Power (I SUPPLY < 75 A) Fast Switching Break-Before-Make Switching Action Plug-in Replacement for G408/G409 APPLICATIONS
More informationP-MOS Device and CMOS Inverters
Lecture 23 P-MOS Device and CMOS Inverters A) P-MOS Device Structure and Oeration B) Relation of Current to t OX, µ V LIMIT C) CMOS Device Equations and Use D) CMOS Inverter V OUT vs. V IN E) CMOS Short
More informationPI74VCX Bit Transparent D-Type Latch with 3-State Outputs. Features. Description. Block Diagram
Feature The PI4CX Family i deigned for low voltage operation, = 8 to 3.6 3.6 I/O Tolerant and Support Live Inertion Balanced Drive, ±24mA Ue patented Noie Reduction Circuitry Typical OLP ( Ground Bounce)
More information16-Bit D-Type Flip-Flop with 3-State Outputs. Product Features. Product Description. Logic Block Diagram
123468901234689012346890121234689012346890123468901212346890123468901234689012123468901234689012346890121234689012 with 3-State Product Feature The PI4CX Family i deigned for low voltage operation, = 8
More informationUNIVERSITY OF CALIFORNIA, BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences
UNIVERSITY OF ALIFORNIA, BERELEY ollege of Egieerig Deartmet of Electrical Egieerig ad omuter Scieces Ja M. Rabaey Homework #5 EES 4 SP0) [PROBLEM Elmore Delay 30ts) Due Friday, March 5, 5m, box i 40 ory
More informationQuad SPST CMOS Analog Switch
Quad PT CMO Analog witch HI-201/883 The HI-201/883 is a monolithic device comprised of four independently selectable PT switchers which feature fast switching speeds (185ns typical) combined with low power
More informationSEMICONDUCTOR TECHNICAL DATA
SEICONDUCTOR TECHNICAL DATA The is a COS look ahead carry generator capable of anticipating a carry across four binary adders or groups of adders. The device is cascadable to perform full look ahead across
More informationHCC4543B HCF4543B BCD-TO-7 SEGMENT LATCH/DECODER/LCD DRIVER HCC/HCF4543B
HCC4543B HCF4543B BCD-TO-7 SEGMENT LATCH/DECODER/LCD DRIER DISPLAY BLANKING OF ALL ILLEGAL INPUT COMBINATIONS LATCH STORAGE OF CODE CAPABILITY OF DRIING TWO LOW POWER TTL LOADS, TWO HTL LOADS, OR ONE LOW
More informationDECODER I/O DATA CIRCUIT CONTROL CIRCUIT
32K x 8 HIGH-SPEED CMOS STATIC RAM MAY 1999 FEATURES High-speed access time: 10, 12, 15, 20, 25 ns Low active power: 400 mw (typical) Low standby power 250 µw (typical) CMOS standby 55 mw (typical) TTL
More informationUNISONIC TECHNOLOGIES CO., LTD L16B45 Preliminary CMOS IC
UNISONIC TECHNOLOGIES CO., LTD L16B45 Preliminary CMOS IC 16-BIT CONSTANT CURRENT LED SINK DRIVER DESCRIPTION The UTC L16B45 is designed for LED displays. UTC L16B45 contains a serial buffer and data latches
More information. HIGH SPEED .LOW POWER DISSIPATION .HIGH NOISE IMMUNITY M74HC181 ARITHMETIC LOGIC UNIT/FUNCTION GENERATOR. tpd = 13 ns (TYP.
ARITHMETIC LOGIC UNIT/FUNCTION GENERATOR. HIGH SPEED tpd = 13 (TYP.) AT VCC =5V.LOW POWER DISSIPATION I CC =4µA (MAX.) at T A =25 C.HIGH NOISE IMMUNITY VNIH =VNIL =28%VCC (MIN.) OUTPUT DRIVE CAPABILITY
More informationDATASHEETS FOR PARTS DIGITAL ELECTRONICS SYSTEM DESIGN NMOS I-V SUMMARY EXAM SCHEDULE 10/5/2018. cutoff V V. linear.
//8 IGIT EECTRONICS SYSTEM ESIGN F 8 PROFS. IRIS HR & RO ERESFOR OCTOER, 8 ECTURE : CMOS TRNSIENT EHIOR TSHEETS FOR PRTS ll arts rovided for you i our kits come with datasheets Pi layout i ackage Schematic
More informationDATASHEET HI-506A, HI-507A, HI-508A, HI-509A. Features. Applications
DATASHEET HI-506A, HI-507A, HI-508A, HI-509A 16-Channel, 8-Channel, Differential 8-Channel and Differential 4-Channel, CMOS Analog MUXs with Active Overvoltage rotection F3143 Rev.6.00 The HI-506A, HI-507A,
More informationHCC4527B HCF4527B BCD RATE MULTIPLEXER
HCC4527B HCF4527B BCD RATE MULTIPLEXER CASCADABLE IN MULTIPLES OF 4-BITS SET TO 9 INPUT AND 9 DETECT OUTPUT QUIESCENT CURRENT SPECIFIED TO 20 FOR HCC DEICE STANDARDIZED SYMMETRICAL OUTPUT CHARACTERISTICS
More informationI2 C Compatible Digital Potentiometers AD5241/AD5242
a Preliminary Technical ata FEATURES Position Potentiometer Replacement 0K, 00K, M, Ohm Internal Power ON Mid-Scale Preset +. to +.V Single-Supply; ±.V ual-supply Operation I C Compatible Interface APPLICATIONS
More informationSEMICONDUCTOR TECHNICAL DATA
SEICONDUCTOR TECHNICL DT The C7 is a static clocked serial shift register whose length may be programmed to be any number of bits between and. The number of bits selected is equal to the sum of the subscripts
More informationSN54F251B, SN74F251B 1-OF-8 DATA SELECTORS/MULTIPLEXERS WITH 3-STATE OUTPUTS
-State Versio of SNFB and SNFB -State Outputs Interface Directly ith System Bus Performs Parallel-to-Serial onversion omplementary Outputs Provide True and Inverted Data Package Optio Include Plastic Small-Outline
More informationCD74HC195. High Speed CMOS Logic 4-Bit Parallel Access Register. Features. Description. Ordering Information. PInout. [ /Title (CD74 HC195 ) /Subject
Data sheet acquired from Harris Semiconductor SCHS165 September 1997 High Speed CMOS Logic 4-Bit Parallel Access Register [ /Title (CD74 HC195 ) /Subject High peed MOS ogic -Bit aralel ccess egiser) /Autho
More informationDESCRIPTION OF THE SYSTEM
Sychroous-Serial Iterface for absolute Ecoders SSI 1060 BE 10 / 01 DESCRIPTION OF THE SYSTEM TWK-ELEKTRONIK GmbH D-001 Düsseldorf PB 1006 Heirichstr. Tel +9/11/6067 Fax +9/11/6770 e-mail: ifo@twk.de Page
More informationIS61C K x 16 HIGH-SPEED CMOS STATIC RAM
ISC K x HIGH-SPEED CMOS STATIC RAM FEATURES High-speed access time: 0,,, and 0 ns CMOS low power operation 0 mw (typical) operating 0 µw (typical) standby TTL compatible interface levels Single V ± 0%
More informationINTEGRATED CIRCUITS. For a complete data sheet, please also download:
INTEGRATED CIRCUITS DATA SEET For a complete ata sheet, please also ownloa: The IC6 74C/CT/CU/CMOS ogic Family Specifications The IC6 74C/CT/CU/CMOS ogic Package Information The IC6 74C/CT/CU/CMOS ogic
More informationExperiments #6 & #7: The Operational Amplifier
EECS 40/4 Exerimets #6 & #7: The Oeratioal mlifier I. Objective The urose of these exerimets is to itroduce the most imortat of all aalog buildig blocks, the oeratioal amlifier ( o-am for short). This
More informationCD54/74HC164, CD54/74HCT164
Data sheet acquired from Harris Semiconductor SCHS155A October 1997 - Revised May 2000 CD54/74HC164, CD54/74HCT164 High Speed CMOS Logic 8-Bit Serial-In/Parallel-Out Shift Register Features Description
More informationSN74LS138MEL LOW POWER SCHOTTKY
The LSTTL/MSI SN74LS18 is a high speed 1-of-8 Decoder/ Demultiplexer. This device is ideally suited for high speed bipolar memory chip select address decoding. The multiple input enables allow parallel
More informationMORE TUTORIALS FOR VERILOG DIGITAL ELECTRONICS SYSTEM DESIGN HOMEWORK ASSIGNMENTS DATASHEETS FOR PARTS 10/3/2018
//8 DIGITA EECTRONICS SYSTEM DESIGN FA 8 PROFS. IRIS BAHAR & ROD BERESFORD OCTOBER, 8 ECTURE 9: CMOS TRANSIENT BEHAIOR MORE TUTORIAS FOR ERIOG O the course website you ca fid some useful liks to additioal
More informationRM3283. Dual ARINC 429 Line Receiver
Dual RINC 9 Line Receiver www.fairchildsemi.com Features Two separate analog receiver channels Converts RINC 9 levels to serial data Built-in TTL compatible complete channel test inputs TTL and CMOS compatible
More informationIS61LV K x 16 LOW VOLTAGE CMOS STATIC RAM
ISLV K x LOW VOLTAGE CMOS STATIC RAM FEATURES High-speed access time: 0,,, and 0 ns CMOS low power operation 0 mw (typical) operating 0 µw (typical) standby TTL compatible interface levels Single.V ± 0%
More informationSN54F175, SN74F175 QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR
Contain Four Flip-Flops With Double-ail Outputs Buffered Clock and Direct Clear Inputs Applicatio Include: Buffer/Storage egisters Shift egisters Pattern Generators Package Optio Include Plastic Small-Outline
More informationSTPS340U/S/B POWER SCHOTTKY RECTIFIER MAIN PRODUCT CHARACTERISTICS. 3A 40 V Tj (max) 150 C FEATURES AND BENEFITS
SPS4U/S/B POWER SCHOKY RECIFIER MAIN PRODUC CHARACERISICS FEAURES AND BENEFIS I F(AV) V RRM A 4 V j (max) 15 C V F (max).57 V VERY SMALL CONDUCION LOSSES NEGLIGIBLE SWICHING LOSSES LOW FORWARD VOLAGE DROP
More informationCD4021BC 8-Stage Static Shift Register
8-Stage Static Shift Register General Description The CD4021BC is an 8-stage parallel input/serial output shift register. A parallel/serial control input enables individual JAM inputs to each of 8 stages.
More informationIRFD A, 100V, Ohm, N-Channel Power MOSFET. Features. Ordering Information. Symbol. Packaging. Data Sheet July File Number 2315.
IRF1 ata heet July 1999 File Number 31.3 1.3A, 1V,.3 Ohm, N-Channel Power MOFET This advanced power MOFET is designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche
More informationCD54/74HC393, CD54/74HCT393
CD54/74HC393, CD54/74HCT393 Data sheet acquired from Harris Semiconductor SCHS186A September 1997 - Revised May 2000 High Speed CMOS Logic Dual 4-Stage Binary Counter /Title CD74 C393 D74 CT39 ) Subect
More informationonlinecomponents.com
a FEATURES +.8 V to +. ingle Supply 2. V ual Supply 2. ON Resistance. ON Resistance Flatness pa Leakage Currents 4 ns Switching Times Single 6-to- Multiplexer AG76 ifferential 8-to- Multiplexer AG77 28-Lead
More informationSN54HC74, SN74HC74 DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET SCLS094B DECEMBER 1982 REVISED MAY 1997
Package Optio Include Plastic Small-Outline (D), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW), and eramic Flat (W) Packages, eramic hip arriers (FK), and Standard Plastic (N) and eramic (J)
More informationCMOS, +1.8 V to +5.5 V/ 2.5 V, 2.5 Low-Voltage, 8-/16-Channel Multiplexers ADG706/ADG707 REV. A
a FEATURES +.8 V to +. ingle Supply. V ual Supply. ON Resistance. ON Resistance Flatness pa Leakage Currents ns Switching Times Single -to- Multiplexer AG ifferential 8-to- Multiplexer AG 8-Lead TSSOP
More informationNTE4035B Integrated Circuit CMOS, 4 Bit Parallel In/Parallel Out Shift Register
NTE4035B Integrated Circuit CMOS, 4 Bit Parallel In/Parallel Out Shift Register Description: The NTE4035B is a 4 bit shift register in a 16 Lead DIP type package constructed with MOS P Channel an N Channel
More informationEEC 118 Lecture #4: CMOS Inverters. Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation
EEC 118 Lecture #4: CMOS Iverters ajeeva Amirtharajah Uiversity of Califoria, Davis Jeff Parhurst Itel Cororatio Outlie eview: Iverter Trasfer Characteristics Lecture 3: Noise Margis, ise & Fall Times,
More informationAVAILABLE OPTIONS PACKAGED DEVICES CHIP CARRIER (FK) CERAMIC DIP (JG) TL7702ACD TL7715ACD TL7702ACP TL7715ACP TL7702ACY TL7715ACY
Power-On Reset Generator Automatic Reset Generation After Voltage Drop Wide Supply Voltage Range Precision Voltage Sensor Temperature-Compensated Voltage Reference True and Complement Reset Outputs Externally
More informationFeatures OUT A NC 27 NC IN 8A IN 16 IN 7A IN 15 IN 6A IN 14 IN 5A IN 13 IN 4A IN 12 IN 3A IN 11 IN 2A IN 10 IN 1A IN 9 ENABLE GND ADDRESS A0 V REF
DATASHEET HS-0RH, HS-0RH Radiation Hardened Single /Differential Channel CMOS Analog Multiplexers with Active Overvoltage rotection F Rev..00 The HS-0RH and HS-0RH are radiation hardened analog multiplexers
More informationCD74HC165, CD74HCT165
Data sheet acquired from Harris Semiconductor SCHS156 February 1998 CD74HC165, CD74HCT165 High Speed CMOS Logic 8-Bit Parallel-In/Serial-Out Shift Register Features [ /Title (CD74H C165, CD74H CT165) /Subject
More informationCD74HC109, CD74HCT109
Data sheet acquired from Harris Semiconductor SCHS140 March 1998 CD74HC109, CD74HCT109 Dual J-K Flip-Flop with Set and Reset Positive-Edge Trigger [ /Title (CD74H C109, CD74H CT109) /Subject Dual J- Fliplop
More informationNTE74HC299 Integrated Circuit TTL High Speed CMOS, 8 Bit Universal Shift Register with 3 State Output
NTE74HC299 Integrated Circuit TTL High Speed CMOS, 8 Bit Universal Shift Register with 3 State Output Description: The NTE74HC299 is an 8 bit shift/storage register with three state bus interface capability
More informationPO54G74A, PO74G74A. Pin Configuration. Logic Block Diagram. Pin Description. 54, 74 Series Noise Cancellation GHz Logic FEATURES: DESCRIPTION: 1D 2
DUAL POSITIVEEDGETRIGGERED DTYPE FLIPFLOPS FEATURES:. Patented technology. Specified From 0 C to 12 C, C to 12 C. Operating frequency is faster than 600MHz. VCC Operates from 1.6V to 3.6V. Propagation
More informationMonolithic CMOS Analog Multiplexers
19-008; Rev 3; 9/01 Monolithic CMOS Analog Multiplexers General escription Maxim s and are monolithic CMOS analog multiplexers (muxes): the is a single 8-channel (1-of-8) mux, and the is a differential
More informationCONDITIONS T amb = 25 C; GND = 0V
Octal -type traparent latch (-State) FATURS is flow-through pinout version of 7ABT7 Inputs and outputs on opposite side of package allow easy interface to microprocessors -State output buffers Common output
More information. HIGH SPEED .LOW POWER DISSIPATION .HIGH NOISE IMMUNITY M54HC85 M74HC85 4-BIT MAGNITUDE COMPARATOR. tpd = 22 ns (TYP.) at VCC =5V
M54HC85 M74HC85 4-BIT MAGNITUDE COMPARATOR. HIGH SPEED tpd = 22 ns (TYP.) at VCC =5V.LOW POWER DISSIPATION I CC =4µA (MAX.) at T A =25 C.HIGH NOISE IMMUNITY VNIH =VNIL =28%VCC (MIN.) OUTPUT DRIVE CAPABILITY
More informationDG211. Features. SPST 4-Channel Analog Switch. Part Number Information. Functional Block Diagrams. Pinout. Data Sheet December 21, 2005 FN3118.
Data Sheet FN3118.4 SPST 4-Channel Analog Switch The is a low cost, CMOS monolithic, Quad SPST analog switch. It can be used in general purpose switching applications for communications, instrumentation,
More informationMM74C90 MM74C93 4-Bit Decade Counter 4-Bit Binary Counter
4-Bit Decade Counter 4-Bit Binary Counter General Description The MM74C90 decade counter and the MM74C93 binary counter and complementary MOS (CMOS) integrated circuits constructed with N- and P-channel
More informationINTEGRATED CIRCUITS. For a complete data sheet, please also download:
INTEGRATED CIRCUITS DATA SHEET For a complete data sheet, please also download: The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications The IC06 74HC/HCT/HCU/HCMOS Logic Package Information The IC06 74HC/HCT/HCU/HCMOS
More informationSurface Mount RF Schottky Barrier Diodes. Technical Data. GUx. HSMS-281x Series
Surface Mount RF Schottky Barrier Diodes Technical Data HSMS-28x Series Features Surface Mount Packages Low Flicker Noise Low FIT (Failure in Time) Rate* Six-sigma Quality Level Single, Dual and Quad Versions
More information2N6027, 2N6028. Programmable Unijunction Transistor. Programmable Unijunction Transistor Triggers. PUTs 40 VOLTS, 300 mw
26027, referred Device rogrammable Unijunction Transistor rogrammable Unijunction Transistor Triggers Designed to enable the engineer to program unijunction characteristics such as R BB,, I V, and I by
More informationFeatures A, -25 V. R DS(ON) Symbol Parameter Ratings Units
FG34P igital FET, P-Channel July FG34P General escription This P-Channel enhancement mode field effect transistor is produced using Fairchild Semiconductor s proprietary, high cell density, MOS technology.
More information6.111 Lecture 6 Today: 1.Blocking vs. non-blocking assignments 2.Single clock synchronous circuits 3.Finite State Machines
6. Lecture 6 Today:.Blockig vs. o-blockig assigmets 2.Sigle clock sychroous circuits 3.Fiite State Machies 6. Fall 25 Lecture 6, Slide I. Blockig vs. Noblockig Assigmets Coceptual eed for two kids of assigmet
More informationPO3B14A. Description. Truth Table. High Bandwidth Potato Chip V CC N.C. EN EN S 1 A 3 B 3 B 2 A 2 A 1 B 1 Y A Y B GND
www.potatosemi.com FEATURES: Patented technology High signal -3db passing bandwidth at 1.2GHz Near-Zero propagation delay VCC = 1.65V to 3.6V Ultra-Low Quiescent Power: 0.1 A typical Ideally suited for
More informationSN54HC273, SN74HC273 OCTAL D-TYPE FLIP-FLOPS WITH CLEAR SCLS136B DECEMBER 1982 REVISED MAY 1997
ontain Eight Flip-Flops With Single-ail Outputs Direct lear Input Individual Data Input to Each Flip-Flop Applications Include: Buffer/Storage egisters Shift egisters Pattern Generators Package Options
More informationTRENCHSTOP Series. Low Loss DuoPack : IGBT in TRENCHSTOP and Fieldstop technology with soft, fast recovery anti-parallel Emitter Controlled HE diode
Low Loss DuoPack : IGBT in TRENCHSTOP and Fieldsto technology with soft, fast recovery antiarallel Emitter Controlled HE diode Features Very low V CE(sat) 1.5V (ty.) Maximum Junction Temerature 175 C Short
More informationAG726/AG732 SPECIFICATIONS ( = V %, = V, GN = V, unless otherwise noted.) B Version 4 C Parameter +2 C to +8 C Unit Test Conditions/Comments ANALOG SW
a FEATURES.8 V to. ingle Supply 2. V ual-supply Operation 4 On Resistance. On Resistance Flatness 48-Lead TQFP or 48-Lead 7 mm 7 mm CSP Packages Rail-to-Rail Operation 3 ns Switching Times Single 32-to-
More informationthroughout. --les. Raymond Monnin H Update to reflect latest changes in format and requirements. Correct
REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED C Convert to military drawing format. Case E inactive for new design. Change V IL, t PLH1, t PHL1, and t PLH2. Delete minimum limits from I IL and propagation
More informationDistributed by: www.jameco.com 1-800-831-4242 The content and copyrights of the attached material are the property of its owner. INTEGRATED CIRCUITS DATA SHEET For a complete data sheet, please also download:
More informationDATASHEET CD4049UBMS. Features. Applications. Pinout. Functional Diagram. Schematic. CMOS Hex Buffer/Converter. FN3315 Rev 1.
DTSHEET CD09UBMS CMOS Hex Buffer/Converter The CD09UBMS is an inverting hex buffer and features logic level conversion using only one supply (voltage (VCC). The input signal high level (VIH) can exceed
More informationSN54/74LS145 1-OF-10 DECODER/DRIVER OPEN-COLLECTOR 1-OF-10 DECODER/ DRIVER OPEN-COLLECTOR FAST AND LS TTL DATA 5-240
-OF-0 DECODER/DRIVER OPEN-COLLECTOR The SN54 / 74LS45, -of-0 Decoder/Driver, is designed to accept BCD inputs and provide appropriate outputs to drive 0-digit incandescent displays. All outputs remain
More information