CD54/74HC164, CD54/74HCT164

Size: px

Start display at page:

Download "CD54/74HC164, CD54/74HCT164"

Clementine Patterson
5 years ago
Views:

Data sheet acquired from Harris Semiconductor SCHS155A October 1997 - Revised May 2000 CD54/74HC164, CD54/74HCT164 High Speed CMOS Logic 8-Bit Serial-In/Parallel-Out Shift Register Features

1 Data sheet acquired from Harris Semiconductor SCHS155A October Revised May 2000 CD54/74HC164, CD54/74HCT164 High Speed CMOS Logic 8-Bit Serial-In/Parallel-Out Shift Register Features Description [ /Title (CD74 HC164, CD74 HCT16 4) /Subject High peed MOS ogic -Bit erialn/parllel- Buffered Inputs Asynchronous Master Reset Typical f MAX = 50MHz at = 5V, C L = 15pF, T A = 25 o C Fanout (Over Temperature Range) - Standard Outputs LS - Bus Driver Outputs LS Wide Operating Temperature Range o C to 125 o C Balanced Propagation Delay and Transition Times Significant Power Reduction Compared to LSTTL Logic ICs HC Types - 2V to 6V Operation - High Noise Immunity: N IL = 30%, N IH = 30% of at = 5V HCT Types - 4.5V to 5.5V Operation - Direct LSTTL Input Logic Compatibility, = 0.8V (Max), V IH = 2V (Min) - CMOS Input Compatibility, I l 1µA at V OL, V OH The HC164 and HCT164 are 8-bit serial-in parallel-out shift registers with asynchronous reset. Data is shifted on the positive edge of Clock (CP). A LOW on the Master Reset (MR) pin resets the shift register and all outputs go to the LOW state regardless of the input conditions. Two Serial Data inputs (DS1 and DS2) are provided, either one can be used as a Data Enable control. Ordering Information PART NUMBER TEMP. RANGE ( o C) PACKAGE CD54HC164F -55 to Ld CERDIP CD54HC164F3A -55 to Ld CERDIP CD74HC164E -55 to Ld PDIP CD74HC164M -55 to Ld SOIC CD54HCT164F3A -55 to Ld CERDIP CD74HCT164E -55 to Ld PDIP CD74HCT164M -55 to Ld SOIC NOTE: 1. When ordering, use the entire part number. Add the suffix 96 to obtain the variant in the tape and reel. 2. Wafer and die is available which meets all electrical specifications. Please contact your local TI sales office or customer service for ordering information. Pinout CD54HC164, CD54HCT164 (CERDIP) CD74HC164, CD74HCT164 (PDIP, SOIC) TOP VIEW DS DS Q 7 Q Q 6 Q Q 5 Q Q 4 Q MR 7 8 CP CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures. Copyright 2000, Texas Instruments Incorporated 1

2 Functional Diagram DS1 DS Q 0 Q 1 Q 2 6 Q 3 10 Q 4 11 Q 5 12 Q 6 13 Q 7 MR CP 9 8 = 7 = 14 TRUTH TABLE S OUTPUTS OPERATING MODE MR CP DS1 DS2 Q 0 Q 1 - Q 7 RESET (CLEAR) L X X X L L - L Shift H l l L q 0 - q 6 H l h L q 0 - q 6 H h l L q 0 - q 6 H h h H q 0 - q 6 NOTES: H = High Level. h = High Level One Set-up Time Prior To The Low-to-high Clock Transition. l = Low Level One Set-up Time Prior To The Low-to-high Clock Transition. L = Low Level. X = Don t Care. = Transition from Low to High Level. q n = Lower Case Letters Indicate The State Of the Reference Input Clock Transition. 2

3 Absolute Maximum Ratings DC Supply, V to 7V DC Input Diode, I IK For V I < -0.5V or V I > + 0.5V ±20mA DC Output Diode, I OK For V O < -0.5V or V O > + 0.5V ±20mA DC Output Source or Sink per Output Pin, I O For V O > -0.5V or V O < + 0.5V ±25mA DC or Ground, I CC or I ±50mA Thermal Information Thermal Resistance (Typical, Note 3) θ JA ( o C/W) PDIP Package SOIC Package Maximum Junction Temperature o C Maximum Storage Temperature Range o C to 150 o C Maximum Lead Temperature (Soldering 10s) o C (SOIC - Lead Tips Only) Operating Conditions Temperature Range (T A ) o C to 125 o C Supply Range, HC Types V to 6V HCT Types V to 5.5V DC Input or Output, V I, V O V to Input Rise and Fall Time 2V ns (Max) 4.5V ns (Max) 6V ns (Max) CAUTION: Stresses above those listed in Absolute Maximum Ratings may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. NOTE: 3. θ JA is measured with the component mounted on an evaluation PC board in free air. DC Electrical Specifications HC TYPES V I (V) I O (ma) (V) MIN TYP MAX MIN MAX MIN MAX High Level Input V IH V V V Low Level Input V V V OH V OL V V IH or V V V V V V IH or V V V V V Input Leakage I I or ±0.1 - ±1 - ±1 µa Quiescent Device I CC or µa 3

4 DC Electrical Specifications (Continued) HCT TYPES High Level Input Low Level Input Input Leakage Quiescent Device Additional Quiescent Device Per Input Pin: 1 Unit Load (Note 4) V IH to to 5.5 V OH V OL I I I CC I CC V I (V) I O (ma) (V) MIN TYP MAX MIN MAX MIN MAX V V V IH or V V V IH or V to or V ±0.1 - ±1 - ±1 µa µa to 5.5 NOTE: 4. For dual-supply systems theoretical worst case (V I = 2.4V, = 5.5V) specification is 1.8mA µa HCT Input Loading Table UNIT LOADS Date Shift-In (1, 2) 0.3 MR 0.9 Clock 0.7 NOTE: Unit Load is I CC limit specified in DC Electrical Specifications table, e.g. 360µA max at 25 o C. Prerequisite For Switching Function (V) MIN MAX MIN MAX MIN MAX HC TYPES Maximum Clock Frequency f MAX MHz MHz MHz MR Pulse Width t w ns ns ns 4

5 Prerequisite For Switching Function (Continued) (V) CP Pulse Width t W ns ns ns Set-up Time t SU ns ns ns Hold Time t H ns ns ns MR to Clock, t REM ns Removal Time ns ns HCT TYPES Maximum Clock Frequency f MAX MHz MR Pulse Width t w ns CP Pulse Width t w ns Set-up Time t SU ns Hold Time t H ns MR to Clock, Removal Time t REM ns Switching Specifications Input t r, t f = 6ns MIN MAX MIN MAX MIN MAX (V) TYP MAX MAX MAX HC TYPES Propagation Delay, t PLH, t PHL C L = 50pF ns CP to Q n ns C L = 15pF ns C L = 50pF ns MR to Q n t PLH, t PHL C L = 50pF ns ns C L = 15pF ns C L = 50pF ns Output Transition Times t TLH, t THL C L = 50pF ns ns ns Maximum Clock Frequency f MAX C L = 15pF MHz Input Capacitance C IN pf 5

6 Switching Specifications Input t r, t f = 6ns (Continued) (V) TYP MAX MAX MAX Power Dissipation Capacitance (Notes 5, 6) C PD pf HCT TYPES Propagation Delay, t PLH, t PHL C L = 50pF ns CP to Q n C L = 15pF ns MR to Q n t PLH, t PHL C L = 50pF ns C L = 15pF ns Output Transition Times t TLH, t THL C L = 50pF ns Input Capacitance C IN pf Maximum Clock Frequency f MAX C L = 15pF MHz Power Dissipation Capacitance (Notes 5, 6) C PD pf NOTES: 5. C PD is used to determine the dynamic power consumption, per device. 6. P D =V 2 CC fi + (C L V 2 CC +fo ) where f i = Input Frequency, f O = Output Frequency, C L = Output Load Capacitance, = Supply. Test Circuits and Waveforms CLOCK t r C L 10% t f C L 50% CLOCK t r C L 2.7V 0.3V t f C L 3V t H(H) t H(L) t H(H) t H(L) DATA t SU(H) t SU(L) 50% DATA t SU(H) t SU(L) 3V OUTPUT t TLH t THL 50% 10% OUTPUT t TLH t THL 10% t PLH t PHL t PLH t PHL t REM SET, RESET 50% OR PRESET t REM 3V SET, RESET OR PRESET IC C L 50pF IC C L 50pF FIGURE 1. HC SETUP TIMES, HOLD TIMES, REMOVAL TIME, AND PROPAGATION DELAY TIMES FOR EDGE TRIGGERED SEQUENTIAL LOGIC CIRCUITS FIGURE 2. HCT SETUP TIMES, HOLD TIMES, REMOVAL TIME, AND PROPAGATION DELAY TIMES FOR EDGE TRIGGERED SEQUENTIAL LOGIC CIRCUITS 6

7 IMPORTANT NOTICE Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability. TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI s standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements. Customers are responsible for their applications using TI components. In order to minimize risks associated with the customer s applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards. TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI s publication of information regarding any third party s products or services does not constitute TI s approval, warranty or endorsement thereof. Copyright 2000, Texas Instruments Incorporated

CD54/74HC151, CD54/74HCT151

CD54/74HC151, CD54/74HCT151 Data sheet acquired from Harris Semiconductor SCHS150A September 1997 - Revised May 2000 High Speed CMOS Logic 8-Input Multiplexer [ /Title (CD74H C151, CD74H CT151) /Subject