MM54HCT193 MM74HCT193 Synchronous Binary Up Down Counters

Size: px

Start display at page:

Download "MM54HCT193 MM74HCT193 Synchronous Binary Up Down Counters"

Myrtle Hawkins
5 years ago
Views:

1 MM54HCT193 MM74HCT193 Synchronous Binary Up Down Counters General Description These high speed synchronous counters utilize advanced silicon-gate CMOS technology to achieve the high noise immunity and low power consumption of CMOS technology along with the speeds of low power Schottky TTL The MM54HCT193 MM74HCT193 is a binary counter having two separate clock inputs an UP COUNT input and a DOWN COUNT input All outputs of the flip-flops are simultaneously triggered on the low-to-high transition of either clock while the other input is held high The direction of counting is determined by which input is clocked This device has TTL compatible inputs It can drive 15 LS- TTL loads This counter may be preset by entering the desired data on the DATA A DATA B DATA C and DATA D inputs When the LOAD input is taken low the data is loaded independently of either clock input This feature allows the counter to be used as a divide-by-n counter by modifying the count length with the preset inputs In addition the HCT193 can also be cleared This is accomplished by inputting a high on the CLEAR input All 4 internal stages are set to a low level independently of either COUNT input Connection Diagram Dual-In-Line Package Both a BORROW and CARRY output are provided to enable cascading of both up and down counting functions The BORROW output produces a negative-going pulse when the counter underflows and the CARRY outputs a pulse when the counter overflows The counter can be cascaded by connecting the CARRY and BORROW outputs of one device to the COUNT UP and COUNT DOWN inputs respectively of the next device All inputs are protected from damage due to static discharge by diodes to V CC and ground Features Y Y Y Low quiescent supply current 80 ma maximum (74HCT Series) Low input current 1 ma maximum TTL compatible inputs Truth Table Up Count Down Clear Load Function u H L H Count Up H u L H Count Down X X H X Clear X X L L Load H e high level L e low level ue transition from low-to-high X e don t care MM54HCT193 MM74HCT193 Synchronous Binary Up Down Counters TL F Order Number MM54HCT193 or MM74HCT193

2 Absolute Maximum Ratings (Notes 1 and 2) If Military Aerospace specified devices are required please contact the National Semiconductor Sales Office Distributors for availability and specifications Supply Voltage (V CC ) b0 5V to a7 0V DC Input Voltage (V IN ) b1 5V to V CC a 1 5V DC Output Voltage (V OUT ) b0 5V to V CC a 0 5V Clamp Diode Current (I IK I OK ) g20 ma DC Output Current per Pin (I OUT ) g25 ma DC V CC or GND Current per Pin(I CC ) g50 ma Storage Temperature Range (T STG ) b65 Ctoa150 C Power Dissipation (P D ) (Note 3) 600 mw S O Package only 500 mw Lead Temperature (T L ) (Soldering 10 seconds) 260 C Operating Conditions Min Max Units Supply Voltage (V CC ) V DC Input or Output Voltage (V IN V OUT ) 0 V CC V Operating Temp Range (T A ) MM74HCT b40 a85 C MM54HCT b55 a125 C Input Rise or Fall Times (t r t f ) 500 ns DC Electrical Characteristics V CC e 5Vg10% unless otherwise specified 74HCT 54HCT T A e25 C Symbol Parameter Conditions T A eb40 Cto85 C T A eb55 Cto125 C Units Typ Guaranteed Limits V IH Minimum High Level V Input Voltage V IL Maximum Low Level V Input Voltage V OH Minimum High Level V IN e V IH or V IL Output Voltage li OUTl e 20 ma V CC V CC b0 1 V CC b0 1 V CC b0 1 V li OUTl e 4 0 ma V CC e 4 5V V li OUTl e 4 8 ma V CC e 5 5V V V OL Maximum Low Level V IN e V IH or V IL Voltage li OUTl e 20 ma V li OUTl e 4 0 ma V CC e 4 5V V li OUTl e 4 8 ma V CC e 5 5V V I IN Maximum Input V IN e V CC or GND g0 1 g1 0 g1 0 ma Current V IH or V IL I CC Maximum Quiescent V IN e V CC or GND ma Supply Current I OUT e 0 ma V IN e 2 4V or 0 5V (Note 4) ma Note 1 Absolute Maximum Ratings are those values beyond which damage to the device may occur Note 2 Unless otherwise specified all voltages are referenced to ground Note 3 Power dissipation temperature derating plastic N package b12 mw C from 65 C to85 C ceramic J package b 12 mw C from 100 C to125 C Note 4 Measured per pin all other inputs held at V CC or GND 2

3 AC Electrical Characteristics (Note 6) V CC e 5V T A e 25 C C L e 15 pf t r e t f e 6 ns (unless otherwise specified) Symbol Parameter From To Guaranteed Conditions Typ (Input) (Output) Limit f MAX Maximum Clock 35 MHz Frequency t PLH PHL Maximum Propagation Load QA QB 26 ns t PLH PHL Maximum Propagation Data A QA QB 25 ns B C D t PLH PHL Maximum Propagation Count-Up QA QB 26 ns or -Down t PLH PHL Maximum Propagation Count-Up Carry 22 ns t PLH PHL Maximum Propagation Count-Dn Borrow 22 ns t PLH PHL Maximum Propagation Clear QA QB 25 ns AC Electrical Characteristics (Note 6) V CC e 5V g10% C L e 50 pf (unless otherwise specified) Symbol Parameter From To (Input) (Output) Te25 C Te25 C Typ Units 74HC 54HC Teb40 to 85 C Teb55 to 125 C Units Guaranteed Limits f MAX Maximum Clock Frequency MHz t PLH PHL Maximum Propagation Load QA QB ns t PLH PHL Maximum Propagation Data A QA QB ns t PLH PHL Maximum Propagation Count-Up QA QB ns or -Down t PLH PHL Maximum Propagation Count-Up Carry ns t PLH PHL Maximum Propagation Count- Borrow ns Down t PLH PHL Maximum Propagation Clear QA QB ns t W Minimum Clock ns Pulse Width t S Minimum Setup Time Data ns before Load-LH t H Minimum Hold Time Data b ns after Load-LH t REM Minimum Removal Time b ns Load to Count t REM Minimum Removal Time ns Clear to Count t W Minimum Load ns Pulse Width t W Minimum Clear ns Pulse Width t TLH THL Output Rise or Fall Time ns C PD Power Dissipation 40 pf Capacitance C IN Maximum Input Capacitance pf Note 5 C PD determines the no load dynamic power consumption P D ec PD V 2 CC fai CC V CC and the no load dynamic current consumption I s ec PD V CC fai CC Note 6 Refer to Section 1 for Typical MM54 74HCT AC Switchforms and Test Circuits 3

4 MM54HCT193 MM74HCT193 Synchronous 4-Bit Up Down Binary Counter TL F

5 Logic Waveforms HCT193 Synchronous Binary Counters Typical Clear Load and Count Sequences Sequence (1) Clear outputs to zero (2) Load (preset) to binary thirteen (3) Count up to fourteen fifteen carry zero one and two (4) Count down to one zero borrow fifteen fourteen and thirteen Note A Clear overrides load data and count inputs Note B When counting up count-down input must be high when counting down count-up input must be high TL F

6 6

7 Physical Dimensions inches (millimeters) Ceramic Dual-In-Line Package (J) Order Number MM54HCT193J or MM74HCT193J NS Package J16A 7

8 MM54HCT193 MM74HCT193 Synchronous Binary Up Down Counters Physical Dimensions inches (millimeters) (Continued) Molded Dual-In-Line Package (N) Order Number MM74HCT193N NS Package N16E

MM54HC73 MM74HC73 Dual J-K Flip-Flops with Clear

MM54HC73 MM74HC73 Dual J-K Flip-Flops with Clear General Description These J-K Flip-Flops utilize advanced silicon-gate CMOS technology They possess the high noise immunity and low power dissipation of