74HC573; 74HCT573. Octal D-type transparent latch; 3-state. The 74HC573; 74HCT573 is functionally identical to:

Transcription

1 Product data sheet 1. General description The is a high-speed Si-gate CMOS device and is pin compatible with Low-power Schottky TTL (LSTTL). The has octal D-type transparent latches featuring separate D-type inputs for each latch and 3-state true outputs for bus oriented applications. A latch enable (LE) input and an output enable (OE) input are common to all latches. When LE is HIGH, data at the Dn inputs enter the latches. In this condition the latches are transparent, i.e. a latch output will change state each time its corresponding D input changes. When LE is LOW the latches store the information that was present at the D-inputs a set-up time preceding the HIGH-to-LOW transition of LE. When OE is LOW, the contents of the 8 latches are available at the outputs. When OE is HIGH, the outputs go to the high-impedance OFF-state. Operation of the OE input does not affect the state of the latches. The is functionally identical to: 74HC563; 74HCT563, but inverted outputs 74HC373; 74HCT373, but different pin arrangement 2. Features Inputs and outputs on opposite sides of package allowing easy interface with microprocessors Useful as input or output port for microprocessors and microcomputers 3-state non-inverting outputs for bus oriented applications Common 3-state output enable input Functionally identical to 74HC563; 74HCT563 and 74HC373; 74HCT373 Complies with JEDEC standard no. 7A ESD protection: HBM EIA/JESD22-A114-C exceeds 2000 V MM EIA/JESD22-A115-A exceeds 200 V Specified from 40 C to+85 C and from 40 C to +125 C

2 3. Quick reference data [1] C PD is used to determine the dynamic power dissipation (P D in µw). P D =C PD V CC 2 f i N+ (C L V CC 2 f o ) where: f i = input frequency in MHz; f o = output frequency in MHz; C L = output load capacitance in pf; V CC = supply voltage in V; 4. Ordering information delay V CC = 5 V; C L = 15 pf Table 1: Quick reference data GND = 0 V; T amb =25 C; t r =t f = 6 ns 74HC573 t PHL, propagation delay V CC = 5 V; C L = 15 pf t PLH Dn to Qn ns LE to Qn ns C i input capacitance pf C PD power dissipation capacitance per latch; V I = GND to V CC [1] pf 74HCT573 t PHL, propagation t PLH Dn to Qn ns LE to Qn ns C i input capacitance pf C PD power dissipation capacitance N = number of inputs switching; (C L V 2 CC f o ) = sum of outputs. per latch; V I = GND to (V CC 1.5 V) [1] pf Table 2: Ordering information Type number Package Temperature range Name Description Version 74HC573 74HC573N 40 C to +125 C DIP20 plastic dual in-line package; 20 leads (300 mil) SOT HC573D 40 C to +125 C SO20 plastic small outline package; 20 leads; SOT163-1 body width 7.5 mm 74HC573DB 40 C to +125 C SSOP20 plastic small outline package; 20 leads; SOT339-1 body width 5.3 mm 74HC573PW 40 C to +125 C TSSOP20 plastic small outline package; 20 leads; SOT360-1 body width 4.4 mm 74HC573BQ 40 C to +125 C DHVQFN20 plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 20 terminals; body mm SOT764-1 Product data sheet 2 of 26

3 7. Functional description Table 3: Pin description continued Symbol Pin Description Q state latch output 4 Q state latch output 3 Q state latch output 2 Q state latch output 1 Q state latch output 0 V CC 20 supply voltage 8. Limiting values Table 4: Function table [1] Operating mode Control Input Internal Output OE LE Dn latches Qn Enable and read register L H L L L (transparent mode) H H H Latch and read register L L l L L h H H Latch register and disable outputs H L l L Z h H Z [1] H = HIGH voltage level; h = HIGH voltage level one set-up time prior to the HIGH-to-LOW LE transition; L = LOW voltage level; l = LOW voltage level one set-up time prior to the HIGH-to-LOW LE transition; Z = high-impedance OFF-state. Table 5: Limiting values In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V). Symbol Parameter Conditions Min Max Unit V CC supply voltage V I IK input clamping current V I < 0.5 V or V I >V CC V - ±20 ma I OK output clamping current V O < 0.5 V or V O >V CC V - ±20 ma I O output current V O = 0.5 V to (V CC V) - ±35 ma I CC quiescent supply current - 70 ma I GND ground current - 70 ma T stg storage temperature C Product data sheet 6 of 26

4 Table 5: Limiting values continued In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V). Symbol Parameter Conditions Min Max Unit P tot total power dissipation [1] For DIP20 package: P tot derates linearly with 12 mw/k above 70 C. [2] For SO20 package: P tot derates linearly with 8 mw/k above 70 C. [3] For SSOP20 and TSSOP20 packages: P tot derates linearly with 5.5 mw/k above 60 C [4] For DHVQFN20 package: P tot derates linearly with 4.5 mw/k above 60 C. 9. Recommended operating conditions DIP20 package [1] mw SO20 package [2] mw SSOP20 package [3] mw TSSOP20 package [3] mw DHVQFN20 package [4] mw Table 6: Recommended operating conditions 74HC573 V CC supply voltage V V I input voltage 0 - V CC V V O output voltage 0 - V CC V T amb ambient temperature C t r, t f input rise and fall time V CC = 2.0 V ns V CC = 4.5 V ns V CC = 6.0 V ns 74HCT573 V CC supply voltage V V I input voltage 0 - V CC V V O output voltage 0 - V CC V T amb ambient temperature C t r, t f input rise and fall time V CC = 4.5 V ns Product data sheet 7 of 26

5 10. Static characteristics Table 7: Static characteristics 74HC573 At recommended operating conditions; voltages are referenced to GND (ground = 0 V). T amb =25 C V IH HIGH-state input voltage V CC = 2.0 V V V CC = 4.5 V V V CC = 6.0 V V V IL LOW-state input voltage V CC = 2.0 V V V CC = 4.5 V V V CC = 6.0 V V V OH HIGH-state output voltage V I = V IH or V IL V OL LOW-state output voltage V I = V IH or V IL I O = 20 µa; V CC = 2.0 V V I O = 20 µa; V CC = 4.5 V V I O = 20 µa; V CC = 6.0 V V I O = 6.0 ma; V CC = 4.5 V V I O = 7.8 ma; V CC = 6 V V I O =20µA; V CC = 2.0 V V I O =20µA; V CC = 4.5 V V I O =20µA; V CC = 6.0 V V I O = 6.0 ma; V CC = 4.5 V V I O = 7.8 ma; V CC = 6 V V I LI input leakage current V I =V CC or GND; V CC = 6 V - - ±0.1 µa I OZ OFF-state output current V I = V IH or V IL ; V O =V CC or GND - - ±0.5 µa I CC quiescent supply current V I =V CC or GND; I O = 0 A; V CC = 6.0 V µa C i input capacitance pf T amb = 40 C to +85 C V IH HIGH-state input voltage V CC = 2.0 V V V CC = 4.5 V V V CC = 6.0 V V V IL LOW-state input voltage V CC = 2.0 V V V OH HIGH-state output voltage V I = V IH or V IL V CC = 4.5 V V V CC = 6.0 V V I O = 20 µa; V CC = 2.0 V V I O = 20 µa; V CC = 4.5 V V I O = 20 µa; V CC = 6.0 V V I O = 6.0 ma; V CC = 4.5 V V I O = 7.8 ma; V CC = 6.0 V V Product data sheet 8 of 26

6 Table 7: Static characteristics 74HC573 continued At recommended operating conditions; voltages are referenced to GND (ground = 0 V). V OL LOW-state output voltage V I = V IH or V IL I O =20µA; V CC = 2.0 V V I O =20µA; V CC = 4.5 V V I O =20µA; V CC = 6.0 V V I O = 6.0 ma; V CC = 4.5 V V I O = 7.8 ma; V CC = 6 V V I LI input leakage current V I =V CC or GND; V CC = 6 V - - ±1.0 µa I OZ OFF-state output current V I = V IH or V IL ; V O =V CC or GND - - ±5.0 µa I CC quiescent supply current V I =V CC or GND; I O = 0 A; V CC = 6.0 V T amb = 40 C to +125 C µa V IH HIGH-state input voltage V CC = 2.0 V V V CC = 4.5 V V V CC = 6.0 V V V IL LOW-state input voltage V CC = 2.0 V V V OH HIGH-state output voltage V I = V IH or V IL V OL LOW-state output voltage V I = V IH or V IL V CC = 4.5 V V V CC = 6.0 V V I O = 20 µa; V CC = 2.0 V V I O = 20 µa; V CC = 4.5 V V I O = 20 µa; V CC = 6.0 V V I O = 6.0 ma; V CC = 4.5 V V I O = 7.8 ma; V CC = 6.0 V V I O =20µA; V CC = 2.0 V V I O =20µA; V CC = 4.5 V V I O =20µA; V CC = 6.0 V V I O = 6.0 ma; V CC = 4.5 V V I O = 7.8 ma; V CC = 6.0 V V I LI input leakage current V I =V CC or GND; V CC = 6.0 V - - ±1.0 µa I OZ OFF-state output current V I = V IH or V IL ; V O =V CC or GND - - ±10.0 µa I CC quiescent supply current V I =V CC or GND; I O = 0 A; V CC = 6.0 V µa Table 8: Static characteristics 74HCT573 At recommended operating conditions; voltages are referenced to GND (ground = 0 V). T amb =25 C V IH HIGH-state input voltage V CC = 4.5 V to 5.5 V V V IL LOW-state input voltage V CC = 4.5 V to 5.5 V V Product data sheet 9 of 26

7 Table 8: Static characteristics 74HCT573 continued At recommended operating conditions; voltages are referenced to GND (ground = 0 V). T amb = 40 C to +125 C V IH HIGH-state input voltage V CC = 4.5 V to 5.5 V V V IL LOW-state input voltage V CC = 4.5 V to 5.5 V V V OH HIGH-state output voltage V I =V IH or V IL ; V CC = 4.5 V V OL LOW-state output voltage V I =V IH or V IL ; V CC = 4.5 V 11. Dynamic characteristics I O = 20 µa V I O = 6.0 ma V I O =20µA V I O = 6.0 ma V I LI input leakage current V I =V CC or GND; V CC = 5.5 V - - ±1.0 µa I OZ OFF-state output current V I = V IH or V IL ; V O =V CC or GND per input pin; other inputs at GND or V CC ; I O = 0 A; V CC = 5.5 V - - ±10.0 µa I CC quiescent supply current V I =V CC or GND; I O = 0 A; V CC = 5.5 V µa I CC additional quiescent supply current per input pin; V I =V CC 2.1 V; other inputs at V CC or GND; I O = 0 A; V CC = 4.5 V to 5.5 V Dn µa LE µa OE µa delay Dn to Qn see Figure 7 Table 9: Dynamic characteristics 74HC573 Voltages are referenced to GND (ground = 0 V); C L = 50 pf unless otherwise specified; for test circuit see Figure 11. T amb =25 C t PHL, propagation t PLH V CC = 2.0 V ns V CC = 4.5 V ns V CC =5V; C L = 15 pf ns V CC = 6.0 V ns t PHL, t PLH propagation delay LE to Qn see Figure 8 V CC = 2.0 V ns V CC = 4.5 V ns V CC =5V; C L = 15 pf ns V CC = 6.0 V ns t PZH, t PZL 3-state output enable time OE to Qn see Figure 9 V CC = 2.0 V ns V CC = 4.5 V ns V CC = 6.0 V ns Product data sheet 11 of 26

8 Table 9: Dynamic characteristics 74HC573 continued Voltages are referenced to GND (ground = 0 V); C L = 50 pf unless otherwise specified; for test circuit see Figure 11. t PHZ, 3-state output disable time OE to Qn see Figure 9 t PLZ V CC = 2.0 V ns V CC = 4.5 V ns V CC = 6.0 V ns t THL, output transition time see Figure 7 t TLH V CC = 2.0 V ns t W pulse width LE HIGH see Figure 8 t su set-up time Dn to LE see Figure 10 t h hold time Dn to LE see Figure 10 V CC = 4.5 V ns V CC = 6.0 V ns V CC = 2.0 V ns V CC = 4.5 V ns V CC = 6.0 V ns V CC = 2.0 V ns V CC = 4.5 V ns V CC = 6.0 V ns V CC = 2.0 V ns V CC = 4.5 V ns V CC = 6.0 V ns C PD power dissipation capacitance per latch; V I = GND to V CC [1] pf T amb = 40 to +85 C t PHL, propagation delay Dn to Qn see Figure 7 t PLH V CC = 2.0 V ns V CC = 4.5 V ns V CC = 6.0 V ns t PHL, propagation delay LE to Qn see Figure 8 t PLH V CC = 2.0 V ns V CC = 4.5 V ns V CC = 6.0 V ns t PZH, 3-state output enable time OE to Qn see Figure 9 t PZL V CC = 2.0 V ns V CC = 4.5 V ns V CC = 6.0 V ns t PHZ, 3-state output disable time OE to Qn see Figure 9 t PLZ V CC = 2.0 V ns V CC = 4.5 V ns V CC = 6.0 V ns Product data sheet 12 of 26

9 Table 9: Dynamic characteristics 74HC573 continued Voltages are referenced to GND (ground = 0 V); C L = 50 pf unless otherwise specified; for test circuit see Figure 11. t THL, output transition time see Figure 7 t TLH V CC = 2.0 V ns t W pulse width LE HIGH see Figure 8 t su set-up time Dn to LE see Figure 10 t h hold time Dn to LE see Figure 10 T amb = 40 to +125 C V CC = 4.5 V ns V CC = 6.0 V ns V CC = 2.0 V ns V CC = 4.5 V ns V CC = 6.0 V ns V CC = 2.0 V ns V CC = 4.5 V ns V CC = 6.0 V ns V CC = 2.0 V ns V CC = 4.5 V ns V CC = 6.0 V ns t PHL, propagation delay Dn to Qn see Figure 7 t PLH V CC = 2.0 V ns V CC = 4.5 V ns V CC = 6.0 V ns t PHL, propagation delay LE to Qn see Figure 8 t PLH V CC = 2.0 V ns V CC = 4.5 V ns V CC = 6.0 V ns t PZH, 3-state output enable time OE to Qn see Figure 9 t PZL V CC = 2.0 V ns V CC = 4.5 V ns V CC = 6.0 V ns t PHZ, 3-state output disable time OE to Qn see Figure 9 t PLZ V CC = 2.0 V ns V CC = 4.5 V ns V CC = 6.0 V ns t THL, output transition time see Figure 7 t TLH V CC = 2.0 V ns V CC = 4.5 V ns V CC = 6.0 V ns Product data sheet 13 of 26

10 Table 9: Dynamic characteristics 74HC573 continued Voltages are referenced to GND (ground = 0 V); C L = 50 pf unless otherwise specified; for test circuit see Figure 11. t W pulse width LE HIGH see Figure 8 V CC = 2.0 V ns V CC = 4.5 V ns V CC = 6.0 V ns t su set-up time Dn to LE see Figure 10 V CC = 2.0 V ns V CC = 4.5 V ns V CC = 6.0 V ns t h hold time Dn to LE see Figure 10 V CC = 2.0 V ns V CC = 4.5 V ns V CC = 6.0 V ns [1] C PD is used to determine the dynamic power dissipation (P D in µw). P D =C PD V 2 CC f i N+ (C L V 2 CC f o ) where: f i = input frequency in MHz; f o = output frequency in MHz; C L = output load capacitance in pf; V CC = supply voltage in V; N = number of inputs switching; (C L V 2 CC f o ) = sum of outputs. delay Dn to Qn see Figure 7 Table 10: Dynamic characteristics 74HCT573 Voltages are referenced to GND (ground = 0 V); C L = 50 pf unless otherwise specified; for test circuit see Figure 11. T amb =25 C t PHL, propagation t PLH V CC = 4.5 V ns V CC =5V; C L = 15 pf ns t PHL, t PLH propagation delay LE to Qn see Figure 8 V CC = 4.5 V ns V CC =5V; C L = 15 pf ns t PZH, 3-state output enable time OE to Qn V CC = 4.5 V; see Figure ns t PZL t PHZ, 3-state output disable time OE to Qn V CC = 4.5 V; see Figure ns t PLZ t THL, output transition time V CC = 4.5 V; see Figure ns t TLH t W pulse width LE HIGH V CC = 4.5 V; see Figure ns t su set-up time Dn to LE V CC = 4.5 V; see Figure ns t h hold time Dn to LE V CC = 4.5 V; see Figure ns C PD power dissipation capacitance per latch; V I = GND to (V CC 1.5 V) [1] pf Product data sheet 14 of 26

11 13. Package outline DIP20: plastic dual in-line package; 20 leads (300 mil) SOT146-1 D M E seating plane A 2 A L A 1 Z 20 e b b 1 11 w M c (e ) 1 M H pin 1 index E mm scale DIMENSIONS (inch dimensions are derived from the original mm dimensions) UNIT mm inches A max. A 1 A 2 (1) (1) min. max. b b 1 c D E e e 1 L M E M H w (1) Z max Note 1. Plastic or metal protrusions of 0.25 mm (0.01 inch) maximum per side are not included. OUTLINE VERSION REFERENCES IEC JEDEC JEITA EUROPEAN PROJECTION SOT146-1 MS-001 SC-603 Fig 12. Package outline SOT146-1 (DIP20) Product data sheet 19 of 26

12 SO20: plastic small outline package; 20 leads; body width 7.5 mm SOT163-1 D E A X c y H E v M A Z Q A 2 A 1 (A ) 3 A pin 1 index L p L θ 1 e b p 10 w M detail X mm scale DIMENSIONS (inch dimensions are derived from the original mm dimensions) UNIT mm inches A max A 1 A 2 A 3 b p c D (1) E (1) e H (1) E L L p Q v w y Z Note 1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included θ o 8 o OUTLINE VERSION SOT163-1 REFERENCES IEC JEDEC JEITA 075E04 MS-013 EUROPEAN PROJECTION Fig 13. Package outline SOT163-1 (SO20) Product data sheet 20 of 26