INTEGRATED CIRCUITS. For a complete data sheet, please also download:

Size: px

Start display at page:

Download "INTEGRATED CIRCUITS. For a complete data sheet, please also download:"

Michael Davis
6 years ago
Views:

1 INTEGRATED CIRCUITS DATA SHEET F a complete data sheet, please also download: The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications The IC06 74HC/HCT/HCU/HCMOS Logic Package Infmation The IC06 74HC/HCT/HCU/HCMOS Logic Package Outlines File under Integrated Circuits, IC06 December 1990

2 FEATURES Low ON resistance: 160 (typ.) at = V 120 (typ.) at = V 80 (typ.) at = V Individual switch controls Typical break befe make built in Output capability: non-standard I CC categy: SSI GENERAL DESCRIPTION The are high-speed Si-gate CMOS devices and are pin compatible with the 4016 of the 4000B series. They are specified in compliance with JEDEC standard no. 7A. The have four independent analog switches (transmission gates). Each switch has two input/output terminals (Y n,z n ) and an active HIGH enable input (E n ). When E n is connected to, a low bidirectional path between Y n and Z n is established (ON condition). When E n is connected to ground (), the switch is disabled and a high impedance between Y n and Z n is established (OFF condition). Current through a switch will not cause additional current provided the voltage at the terminals of the switch is maintained within the supply voltage range; >> (V Y,V Z ) >>. Inputs Y n and Z n are electrically equivalent terminals. QUICK REFERENCE DATA = 0 V; T amb = 25 C; t r = t f = 6 ns TYPICAL SYMBOL PARAMETER CONDITIONS HC HCT UNIT t PZH / t PZL turn ON time E n to V OS C L = 15 pf; R L =1 k; ns t PHZ / t PLZ turn OFF time E n to V OS = 5 V ns C I input capacitance pf C PD power dissipation capacitance per switch notes 1 and pf C S max. switch capacitance 5 5 pf Notes 1. C PD is used to determine the dynamic power dissipation (P D in µw): P D = C PD V 2 CC f i + {(C L +C S ) V 2 CC f o } where: f i = input frequency in MHz f o = output frequency in MHz {(C L + C S ) V 2 CC f o } = sum of outputs C L = output load capacitance in pf C S = max. switch capacitance in pf = supply voltage in V 2. F HC the condition is V I = to F HCT the condition is V I = to 1.5 V ORDERING INFORMATION See 74HC/HCT/HCU/HCMOS Logic Package Infmation. December

3 PIN DESCRIPTION PIN NO. SYMBOL NAME AND FUNCTION 1, 4, 8, 11 Y 0 to Y 3 independent inputs/outputs 7 ground (0 V) 2, 3, 9, 10 Z 0 to Z 3 independent inputs/outputs 13, 5, 6, 12 E 0 to E 3 enable inputs (active HIGH) 14 positive supply voltage (a) (b) Fig.1 Pin configuration. Fig.2 Logic symbol. Fig.3 IEC logic symbol. December

4 APPLICATIONS Signal gating Modulation Demodulation Chopper Fig.4 Functional diagram. FUNCTION TABLE INPUT E n L H CHANNEL IMPEDANCE high low Notes 1. H = HIGH voltage level L = LOW voltage level Fig.5 Schematic diagram (one switch). December

5 RATINGS Limiting values in accdance with the Absolute Maximum System (IEC 134) Voltages are referenced to (ground = 0 V) SYMBOL PARAMETER MIN. MAX. UNIT CONDITIONS DC supply voltage V ±I IK DC digital input diode current 20 ma f V I <0.5 V V I > V ±I SK DC switch diode current 20 ma f V S <0.5 V V S > V ±I S DC switch current 25 ma f 0.5 V < V S < V ±I CC ; ±I DC current 50 ma T stg stage temperature range C P tot power dissipation per package f temperature range: 40 to +125 C 74HC/HCT plastic DIL 750 mw above +70 C: derate linearly with 12 mw/k plastic mini-pack (SO) 500 mw above +70 C: derate linearly with 8 mw/k P S power dissipation per switch 100 mw RECOMMENDED OPERATING CONDITIONS SYMBOL PARAMETER 74HC 74HCT min. typ. max. min. typ. max. UNIT CONDITIONS DC supply voltage V V I DC input voltage range V V S DC switch voltage range V T amb operating ambient temperature range C see DC and AC T amb operating ambient temperature range C CHARACTERIS- TICS = 2.0 V t r,t f input rise and fall times ns = V = V = 10.0 V December

6 DC CHARACTERISTICS FOR 74HC/HCT F 74HC: = 2.0,, and V F 74HCT: = V SYMBOL PARAMETER R ON ON resistance (peak) R ON ON resistance (rail) R ON ON resistance (rail) R ON maximum ON resistance between any two channels T amb ( C) 74HC/HCT to to +125 min. typ. max. min. max. min. max UNIT (V) TEST CONDITIONS I S (µa) V is to to V I V IH V IH V IH V IH Notes to the DC Characteristics 1. At supply voltages approaching 2.0 V the analog switch ON-resistance becomes extremely non-linear. Therefe it is recommended that these devices be used to transmit digital signals only, when using these supply voltages. 2. F test circuit measuring R ON see Fig.6. Fig.6 Test circuit f measuring R ON. Fig.7 Test circuit f measuring OFF-state current. December

7 Fig.8 Test circuit f measuring ON-state current. Fig.9 Typical R ON as a function of input voltage V is f V is = 0 to. December

8 DC CHARACTERISTICS FOR 74HC Voltages are referenced to (ground = 0 V) T amb ( C) TEST CONDITIONS SYMBOL PARAMETER 74HC to to +125 min. typ. max. min. max. min. max. UNIT (V) V I OTHER V IH HIGH level input voltage V 2.0 LOW level input voltage V 2.0 ±I I input leakage current µa 10.0 ±I S analog switch OFF-state current per channel µa 10.0 V IH V S = (see Fig.7) ±I S analog switch ON-state current µa 10.0 V IH V S = (see Fig.8) I CC quiescent supply current µa 10.0 V is = ;V os = AC CHARACTERISTICS FOR 74HC = 0 V; t r =t f = 6 ns; C L = 50 pf T amb ( C) TEST CONDITIONS SYMBOL PARAMETER 74HC to to +125 min. typ. max. min. max. min. max. UNIT (V) OTHER t PHL / t PLH propagation delay V is to V os ns 2.0 R L = ; C L = 50 pf (see Fig.16) t PZH / t PZL turn ON time 52 E n to V os ns 2.0 R L =1 k;c L = 50 pf (see Figs 17 and 18) t PHZ / t PLZ turn OFF time 47 E n to V os ns 2.0 R L =1 k;c L = 50 pf (see Figs 17 and 18) December

9 DC CHARACTERISTICS FOR 74HCT Voltages are referenced to (ground = 0 V) T amb ( C) TEST CONDITIONS SYMBOL PARAMETER 74HCT to to +125 min. typ. max. min. max. min. max. UNIT (V) V I OTHER V IH Note HIGH level input voltage LOW level input voltage ±I I input leakage current ±I S analog switch OFF-state current per channel ±I S analog switch ON-state current I CC I CC quiescent supply current additional quiescent supply current per input pin f unit load coefficient is 1 (note 1) V to V to µa µa 5.5 V IH µa 5.5 V IH µa to µa to V V S = (see Fig.7) V S = (see Fig.8) V is = ;V os = other inputs at 1. The value of additional quiescent supply current ( I CC ) f a unit load of 1 is given here. To determine I CC per input, multiply this value by the unit load coefficient shown in the table below. INPUT UNIT LOAD COEFFICIENT E N 1.00 December

10 AC CHARACTERISTICS FOR 74HCT = 0 V; t r =t f = 6 ns; C L = 50 pf SYMBOL t PHL / t PLH t PZH t PZL t PHZ / t PLZ T amb ( C) TEST CONDITIONS 74HCT PARAMETER UNIT V OTHER to to +125 CC (V) min. typ. max. min. max. min. max. propagation delay ns R L = ; C L = 50 pf V is to V os (see Fig.16) turn ON time ns R L =1 k;c L = 50 pf E n to V os (see Figs 17 and 18) turn ON time ns R L =1 k;c L = 50 pf E n to V os (see Figs 17 and 18) turn OFF time ns R L =1 k;c L = 50 pf E n to V os (see Figs 17 and 18) ADDITIONAL AC CHARACTERISTICS FOR 74HC/HCT Recommended conditions and typical values = 0 V; t r =t f = 6 ns SYMBOL PARAMETER typ. UNIT (V) V is(p-p) (V) CONDITIONS V (p-p) f max sine-wave disttion f = 1 khz sine-wave disttion f = 10 khz switch OFF signal feed-through crosstalk between any two switches crosstalk voltage between enable address input to any switch (peak-to-peak value) minimum frequency response (3dB) % % % % db db db db mv mv MHz MHz C S maximum switch capacitance 5 pf note 3 note 3 note 4 R L = 10 k; C L = 50 pf (see Fig.14) R L = 10 k; C L = 50 pf (see Fig.14) R L = 600 ; C L = 50 pf; f = 1 MHz (see Figs 10 and 15) R L = 600 ; C L = 50 pf; f = 1 MHz (see Fig.12) R L = 600 ; C L = 50 pf; f = 1 MHz (E n, square wave between and, t r =t f = 6 ns) (see Fig.13) R L =50;C L = 10 pf (see Figs 11 and 14) Notes 1. V is is the input voltage at a Y n Z n terminal, whichever is assigned as an input. 2. V os is the output voltage at a Y n Z n terminal, whichever is assigned as an output. 3. Adjust input voltage V is to 0 dbm level (0 dbm = 1 mw into 600 ). 4. Adjust input voltage V is to 0 dbm level at V os f 1 MHz (0 dbm = 1 mw into 50 ). December

of frequency. 11 Typical frequency response.

11 Test conditions: = V; = 0 V; R L =50;R source =1 k. Fig.10 Typical switch OFF signal feed-through as a function of frequency. Test conditions: = V; = 0 V; R L =50;R source =1 k. Fig.11 Typical frequency response. December

12 Fig.12 Test circuit f measuring crosstalk between any two switches. (a) channel ON condition; (b) channel OFF condition. The crosstalk is defined as follows (oscilloscope output): Fig.13 Test circuit f measuring crosstalk between control and any switch. Fig.14 Test circuit f measuring sine-wave disttion and minimum frequency response. Fig.15 Test circuit f measuring switch OFF signal feed-through. December

13 AC WAVEFORMS (1) HC : V M = 50%; V I = to. HCT: V M = 1.3 V; V I = to 3 V. Fig.16 Wavefms showing the input (V is ) to output (V os ) propagation delays. (1) HC : V M = 50%; V I = to. HCT: V M = 1.3 V; V I = to 3 V. Fig.17 Wavefms showing the turn-on and turn-off times. December

14 TEST CIRCUIT AND WAVEFORMS Conditions TEST SWITCH V is t PZH t PZL t PHZ t PLZ others open pulse C L = load capacitance including jig and probe capacitance (see AC CHARACTERISTICS f values). R T = termination resistance should be equal to the output impedance Z O of the pulse generat. t r =t f = 6 ns; when measuring f max, there is no constraint t r,t f with 50% duty fact. t r ;t f FAMILY AMPLITUDE V M f max ; PULSE WIDTH 74HC 74HCT 3.0 V 50% 1.3 V < 2 ns < 2 ns OTHER 6 ns 6 ns Fig.18 Test circuit f measuring AC perfmance. C L = load capacitance including jig and probe capacitance (see AC CHARACTERISTICS f values). R T = termination resistance should be equal to the output impedance Z O of the pulse generat. t r =t f = 6 ns; when measuring f max, there is no constraint t r,t f with 50% duty fact. t r ;t f FAMILY AMPLITUDE V M f max ; PULSE WIDTH 74HC 74HCT 3.0 V 50% 1.3 V < 2 ns < 2 ns OTHER 6 ns 6 ns Fig.19 Input pulse definitions. PACKAGE OUTLINES See 74HC/HCT/HCU/HCMOS Logic Package Outlines. December

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

INTEGRATED CIRCUITS. For a complete data sheet, please also download: INTEGRATED CIRCUITS DATA SHEET F a complete data sheet, please also download: The IC6 74HC/HCT/HCU/HCMOS Logic Family Specifications The IC6 74HC/HCT/HCU/HCMOS Logic Package Infmation The IC6 74HC/HCT/HCU/HCMOS