74HC393; 74HCT393. Dual 4-bit binary ripple counter

Size: px

Start display at page:

Download "74HC393; 74HCT393. Dual 4-bit binary ripple counter"

Angelina Logan
6 years ago
Views:

1 Product data sheet 1. General description 2. Features 3. Quick reference data The 74HC393; HCT393 is a high-speed Si-gate CMOS device and is pin compatible with Low-power Schottky TTL (LSTTL). It is specified in compliance with JEDEC standard no. 7. The contains 4-bit binary ripple counters with separate clocks (1CP and 2 CP) and master reset (1MR and 2MR) inputs to each counter. The operation of each half of the is the same as the 74HC93; 74HCT93, except no external clock connections are required. The counters are triggered by a HIGH-to-LOW transition of the clock inputs. The counter outputs are internally connected to provide clock inputs to succeeding stages. The outputs of the ripple counter do not change synchronously and should not be used for high-speed address decoding. The master resets (1MR and 2MR) are active-high asynchronous inputs to each 4-bit counter. HIGH level on the nmr input overrides the clock and sets the outputs LOW. Two 4-bit binary counters with individual clocks Divide by any binary module up to 28 in one package Two master resets to clear each 4-bit counter individually Table 1: Quick reference data GND = 0 V; T amb = 25 C; t r = t f = 6 ns. 74HC393 t PHL, t PLH propagation delay C L = 15 pf; V CC =5V ncp to nq ns nqx to nq(x+1) ns nmr to nqx ns f clk(max) maximum clock C L = 15 pf; V CC = 5 V MHz frequency C i input capacitance pf C PD power dissipation capacitance (per gate) [1] [2] pf

2 4. Ordering information Table 1: Quick reference data continued GND = 0 V; T amb = 25 C; t r = t f = 6 ns. 74HCT393 t PHL, t PLH propagation delay C L = 15 pf; V CC =5V ncp to nq ns nqx to nq(x+1) ns nmr to nqx ns f clk(max) maximum clock C L = 15 pf; V CC = 5 V MHz frequency C i input capacitance pf C PD power dissipation capacitance (per gate) [1] [3] pf [1] C PD is used to determine the dynamic power dissipation (P D in µw). P D =C PD V 2 CC f i N+Σ(C L V 2 CC f o ) where: f i = input frequency in MHz; f o = output frequency in MHz; C L = output load capacitance in pf; V CC = supply voltage in V; N = number of inputs switching; Σ(C L V 2 CC f o ) = sum of the outputs. [2] V I = GND to V CC [3] V I = GND to V CC 1.5 V Table 2: Ordering information Type number Package Temperature range Name Description Version 74HC393N 40 C to +125 C DIP14 plastic dual in-line package; 14 leads (300 mil) SOT HC393D 40 C to +125 C SO14 plastic small outline package; 14 leads; body width 3.9 mm SOT HC393DB 40 C to +125 C SSOP14 plastic shrink small outline package; 14 leads; body width SOT mm 74HC393PW 40 C to +125 C TSSOP14 plastic thin shrink small outline package; 14 leads; body width 4.4 mm SOT HC393BQ 40 C to +125 C DHVQFN14 plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 14 terminals; body mm SOT HCT393N 40 C to +125 C DIP14 plastic dual in-line package; 14 leads (300 mil) SOT HCT393D 40 C to +125 C SO14 plastic small outline package; 14 leads; body width 3.9 mm SOT HCT393DB 40 C to +125 C SSOP14 plastic shrink small outline package; 14 leads; body width 5.3 mm SOT HCT393PW 40 C to +125 C TSSOP14 plastic thin shrink small outline package; 14 leads; body width 4.4 mm SOT HCT393BQ 40 C to +125 C DHVQFN14 plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 14 terminals; body mm SOT762-1 Product data sheet 2 of 25

3 8. Limiting values Table 5: Limiting values In accordance with the bsolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V). Symbol Parameter Conditions Min Max Unit V CC supply voltage V I IK input clamping current V I < 0.5 V or V I >V CC V - ±20 m I OK output clamping current V O < 0.5 V or V O >V CC V [1] For DIP14 package: P tot derates linearly with 12 mw/k above 70 C. [2] For SO14 package: P tot derates linearly with 8 mw/k above 70 C. [3] For (T)SSOP14 packages: P tot derates linearly with 5.5 mw/k above 60 C. [4] For DHVQFN14 packages: P tot derates linearly with 4.5 mw/k above 60 C. 9. Recommended operating conditions - ±20 m I O output current V O = 0.5 V to V CC V - ±25 m I CC quiescent supply current - ±50 m I GND ground current - ±50 m T stg storage temperature C P tot total power dissipation DIP14 package [1] mw SO14 package [2] mw (T)SSOP14 package [3] mw DHVQFN14 package [4] mw Table 6: Recommended operating conditions 74HC393 V CC supply voltage V V I input voltage 0 - V CC V V O output voltage 0 - V CC V T amb ambient temperature C t r, t f input rise and fall time V CC = 2.0 V ns V CC = 4.5 V ns V CC = 6.0 V ns 74HCT393 V CC supply voltage V V I input voltage 0 - V CC V V O output voltage 0 - V CC V T amb ambient temperature C t r, t f input rise and fall time V CC = 4.5 V ns Product data sheet 6 of 25

4 10. Static characteristics Table 7: Static characteristics type 74HC393 t recommended operating conditions; voltages are referenced to GND (ground = 0V) T amb = +25 C V IH HIGH-state input voltage V CC = 2.0 V V V CC = 4.5 V V V CC = 6.0 V V V IL LOW-state input voltage V CC = 2.0 V V V OH HIGH-state output voltage V I = V IH or V IL V OL LOW-state output voltage V I = V IH or V IL V CC = 4.5 V V V CC = 6.0 V V V CC = 4.5 V; I O = 4 m V V CC = 6 V; I O = 5.2 m V V CC = 4.5 V; I O = 4 m V V CC = 6 V; I O = 5.2 m V I LI input leakage current V CC = 6 V µ I CC quiescent supply current V CC = 6.0 V; I O = 0 ; V I =V CC or GND µ C i input capacitance pf T amb = 40 C to +85 C V IH HIGH-state input voltage V CC = 2.0 V V V CC = 4.5 V V V CC = 6.0 V V V IL LOW-state input voltage V CC = 2.0 V V V OH HIGH-state output voltage V I = V IH or V IL V OL LOW-state output voltage V I = V IH or V IL V CC = 4.5 V V V CC = 6.0 V V V CC = 4.5 V; I O = 4 m V V CC = 6 V; I O = 5.2 m V V CC = 4.5 V; I O = 4 m V V CC = 6 V; I O = 5.2 m V I LI input leakage current V CC = 6 V µ I CC quiescent supply current V CC = 6.0 V; I O = 0 ; V I =V CC or GND - 80 µ Product data sheet 7 of 25

5 Table 7: Static characteristics type 74HC393 continued t recommended operating conditions; voltages are referenced to GND (ground = 0V) T amb = 40 C to +125 C V IH HIGH-state input voltage V CC = 2.0 V V V CC = 4.5 V V V CC = 6.0 V V V IL LOW-state input voltage V CC = 2.0 V V V OH HIGH-state output voltage V I = V IH or V IL V OL LOW-state output voltage V I = V IH or V IL V CC = 4.5 V V V CC = 6.0 V V V CC = 4.5 V; I O = 4 m V V CC = 6 V; I O = 5.2 m V V CC = 4.5 V; I O = 4 m V V CC = 6 V; I O = 5.2 m V I LI input leakage current V CC = 6 V µ I CC quiescent supply current V CC = 6.0 V; I O = 0 ; V I =V CC or GND µ Table 8: Static characteristics type 74HCT393 t recommended operating conditions; voltages are referenced to GND (ground = 0 V). T amb =25 C V IH HIGH-state input voltage V CC = 4.5 V to 5.5 V V V IL LOW-state input voltage V CC = 4.5 V to 5.5 V V V OH HIGH-state output voltage V I =V IH or V IL ; V CC = 4.5 V V OL LOW-state output voltage V I =V IH or V IL ; V CC = 4.5 V I O = 20 µ V I O = 6 m V I O =20µ V I O = 6.0 m V I LI input leakage current V I =V CC or GND; V CC = 5.5 V - - ±0.1 µ I CC quiescent supply current V I =V CC or GND; I O =0; V CC = 5.5 V I CC additional quiescent supply current (per input pin) V I =V CC 2.1 V; other inputs at V CC or GND; V CC = 4.5 V to 5.5 V; I O = µ 1CP, 2CP µ 1MR, 2MR µ C i input capacitance pf Product data sheet 8 of 25

6 11. Dynamic characteristics Table 9: Dynamic characteristics type 74HC393 Voltages are referenced to GND (ground = 0 V); C L = 50 pf, unless otherwise specified. For test circuit see Figure 10. T amb = +25 C t PHL, t PLH t PHL propagation delay ncp to nq0 see Figure 8 nqx to nq(x+1) see Figure 8 propagation delay nmr to nqx see Figure 9 t THL, t TLH output transition time see Figure 8 t W t rec pulse width ncp HIGH or LOW see Figure 8 nmr HIGH see Figure 9 recovery time nmr to ncp see Figure 9 V CC = 2.0 V ns V CC = 4.5 V ns V CC = 5 V; C L = 15 pf ns V CC = 6.0 V ns V CC = 2.0 V ns V CC = 4.5 V ns V CC = 5 V; C L = 15 pf ns V CC = 6.0 V ns V CC = 2.0 V ns V CC = 4.5 V ns V CC = 5 V; C L = 15 pf ns V CC = 6.0 V ns V CC = 2.0 V ns V CC = 4.5 V ns V CC = 6.0 V ns V CC = 2.0 V ns V CC = 4.5 V ns V CC = 6.0 V ns V CC = 2.0 V ns V CC = 4.5 V ns V CC = 6.0 V ns V CC = 2.0 V ns V CC = 4.5 V ns V CC = 6.0 V ns Product data sheet 10 of 25

7 Table 9: Dynamic characteristics type 74HC393 continued Voltages are referenced to GND (ground = 0 V); C L = 50 pf, unless otherwise specified. For test circuit see Figure 10. f clk(max) maximum clock frequency see Figure 8 V CC = 2.0 V MHz V CC = 4.5 V MHz V CC = 5 V; C L = 15 pf MHz V CC = 6.0 V MHz C PD power dissipation capacitance (per gate) [1] [2] pf T amb = 40 C to +85 C t PHL, t PLH propagation delay ncp to nq0 see Figure 8 V CC = 2.0 V ns V CC = 4.5 V ns V CC = 6.0 V ns nqx to nq(x+1) see Figure 8 V CC = 2.0 V ns V CC = 4.5 V ns V CC = 6.0 V ns t PHL propagation delay nmr to nqx see Figure 9 V CC = 2.0 V ns V CC = 4.5 V ns V CC = 6.0 V ns t THL, t TLH output transition time see Figure 8 V CC = 2.0 V ns V CC = 4.5 V ns V CC = 6.0 V ns t W pulse width ncp HIGH or LOW see Figure 8 V CC = 2.0 V ns V CC = 4.5 V ns V CC = 6.0 V ns nmr HIGH see Figure 9 V CC = 2.0 V ns V CC = 4.5 V ns V CC = 6.0 V ns t rec recovery time nmr to ncp see Figure 9 V CC = 2.0 V ns V CC = 4.5 V ns V CC = 6.0 V ns Product data sheet 11 of 25

8 Table 9: Dynamic characteristics type 74HC393 continued Voltages are referenced to GND (ground = 0 V); C L = 50 pf, unless otherwise specified. For test circuit see Figure 10. f clk(max) maximum clock frequency see Figure 8 V CC = 2.0 V MHz V CC = 4.5 V MHz V CC = 6.0 V MHz T amb = 40 C to +125 C t PHL, t PLH propagation delay ncp to nq0 see Figure 8 V CC = 2.0 V ns V CC = 4.5 V ns V CC = 6.0 V ns nqx to nq(x+1) see Figure 8 V CC = 2.0 V ns V CC = 4.5 V ns V CC = 6.0 V ns t PHL propagation delay nmr to nqn see Figure 9 V CC = 2.0 V ns V CC = 4.5 V ns V CC = 6.0 V ns t THL, t TLH output transition time see Figure 8 V CC = 2.0 V ns V CC = 4.5 V ns V CC = 6.0 V ns t W pulse width ncp HIGH or LOW see Figure 8 V CC = 2.0 V ns V CC = 4.5 V ns V CC = 6.0 V ns nmr HIGH see Figure 9 V CC = 2.0 V ns V CC = 4.5 V ns V CC = 6.0 V ns t rec recovery time nmr to ncp see Figure 9 V CC = 2.0 V ns V CC = 4.5 V ns V CC = 6.0 V ns Product data sheet 12 of 25

9 Table 9: Dynamic characteristics type 74HC393 continued Voltages are referenced to GND (ground = 0 V); C L = 50 pf, unless otherwise specified. For test circuit see Figure 10. f clk(max) maximum clock frequency see Figure 8 V CC = 2.0 V MHz V CC = 4.5 V MHz V CC = 6.0 V MHz [1] C PD is used to determine the dynamic power dissipation (P D in µw). P D =C PD V CC 2 f i N+Σ(C L V CC 2 f o ) where: f i = input frequency in MHz; f o = output frequency in MHz; C L = output load capacitance in pf; V CC = supply voltage in V; N = number of inputs switching; Σ(C L V 2 CC f o ) = sum of the outputs. [2] V I = GND to V CC Table 10: Dynamic characteristics type 74HCT393 Voltages are referenced to GND (ground = 0 V); C L = 50 pf, unless otherwise specified. For test circuit see Figure 10. T amb = +25 C t PHL, t PLH propagation delay ncp to nq0 see Figure 8 V CC = 4.5 V ns V CC = 5 V; C L = 15 pf ns nqx to nq(x+1) see Figure 8 V CC = 4.5 V ns V CC = 5 V; C L = 15 pf ns t PHL propagation delay nmr to nqn see Figure 9 V CC = 4.5 V ns V CC = 5 V; C L = 15 pf ns t THL, t TLH output transition time see Figure 8 V CC = 4.5 V ns t W pulse width ncp HIGH or LOW see Figure 8 V CC = 4.5 V ns nmr HIGH see Figure 9 V CC = 4.5 V ns t rec recovery time nmr to ncp see Figure 9 V CC = 4.5 V ns Product data sheet 13 of 25

10 13. Package outline SO14: plastic small outline package; 14 leads; body width 3.9 mm SOT108-1 D E X c y H E v M Z 14 8 Q pin 1 index 2 1 ( ) 3 θ L p 1 7 L e b p w M detail X mm scale DIMENSIONS (inch dimensions are derived from the original mm dimensions) UNIT mm inches max b p c D (1) E (1) e H (1) E L L p Q v w y Z Note 1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included θ o 8 o OUTLINE VERSION SOT108-1 REFERENCES IEC JEDEC JEIT 076E06 MS-012 EUROPEN PROJECTION Fig 11. Package outline SOT108-1 (SO14) Product data sheet 18 of 25

11 DIP14: plastic dual in-line package; 14 leads (300 mil) SOT27-1 D M E seating plane 2 L 1 Z 14 e b b 1 8 w M c (e ) 1 M H pin 1 index E mm scale DIMENSIONS (inch dimensions are derived from the original mm dimensions) UNIT mm inches max. 1 2 (1) (1) min. max. b b 1 c D E e e 1 L M E M H w (1) Z max Note 1. Plastic or metal protrusions of 0.25 mm (0.01 inch) maximum per side are not included. OUTLINE VERSION SOT27-1 REFERENCES IEC JEDEC JEIT 050G04 MO-001 SC EUROPEN PROJECTION Fig 12. Package outline SOT27-1 (DIP14) Product data sheet 19 of 25

74HC238; 74HCT to-8 line decoder/demultiplexer

74HC238; 74HCT to-8 line decoder/demultiplexer Product data sheet 1. General description 2. Features 74HC238 and 74HCT238 are high-speed Si-gate CMOS devices and are pin compatible with Low-Power Schottky TTL (LSTTL). The 74HC238/74HCT238 decoders