Reactivated after 17 Jan and may be used for new and existing designs and acquisitions.

Size: px
Start display at page:

Download "Reactivated after 17 Jan and may be used for new and existing designs and acquisitions."

Transcription

1 C-POUND MI-M-38510/ January 2006 SUPERSEDG MI-M-38510/ January 1988 MIITRY SPECIFICTION MICROCIRCUITS, DIGIT, IG-SPEED CMOS, FIP-FOPS, MONOITIC SIICON, POSITIVE OGIC This specification is approved for use by all Departments and gencies of the Department of Defense. The requirements for acquiring the product herein shall consist of this specification sheet and MI-PRF SCOPE Reactivated after 17 Jan and may be used for new and existing designs and acquisitions. 1.1 Scope. This specification covers the detail requirements for monolithic silicon, high speed CMOS, logic microcircuits. Two product assurance classes and a choice of case outlines and lead finishes are provided and are reflected in the complete part or identifying number (P). For this product, the requirements of MI-M have been superseded by MI-PRF (see 6.3). 1.2 Part or identifying number (P). The P is in accordance with MI-PRF and as specified herein Device types. The device types are as follows: Device type Circuit 01 Dual JK flip-flop with clear 02 Dual D positive-edge triggered flip-flop with clear and preset 03 Dual JK negative-edge triggered flip-flop with clear 04 Dual JK positive-edge triggered flip-flop with clear and preset 05 Dual JK negative-edge triggered flip-flop with clear and preset 06 Quad D-type flip-flop with 3-state outputs and clear 07 ex D-type flip-flop with clear 08 Quad D-type flip-flop with clear 52 Dual D-type positive-edge triggered flip-flop with clear and preset, TT compatible inputs Device class. The device class is the product assurance level as defined in MI-PRF Case outlines. The case outlines are as designated in MI-STD-1835 and as follows: Outline letter Descriptive designator Terminals Package style C GDIP1-T14 or CDIP2-T14 14 Dual-in-line D GDFP1-F14 or CDFP2-F14 14 Flat pack E GDIP1-T16 or CDIP2-T16 16 Dual-in-line F GDFP2-F16 or CDFP3-F16 16 Flat pack 2 CQCC1-N20 20 Square leadless chip carrier Comments, suggestions, or questions on this document should be addressed to: Commander, Defense Supply Center Columbus, TTN: DSCC-VC, P.O. ox 3990, Columbus, O , or CMOS@dscc.dla.mil. Since contact information can change, you may want to verify the currency of this address information using the SSIST Online database at MSC N/ FSC 5962

2 MI-M-38510/ bsolute maximum ratings. Supply voltage range (V CC ) V dc to +7.0 V dc DC input voltage range (V ) V dc to V CC V dc DC output voltage range (V ) V dc to V CC V dc Clamp diode current (I IK, I OK )... ±20 m DC output current per pin (I )... ±25 m (±35 m for device type 06) DC V CC or current per pin (I CC, I )... ±50 m (±70 m for device type 06) Storage temperature range (T STG ) C to +150 C Maximum power dissipation (P D ): Device types 01-05, 07, 08, mw Device type mw ead temperature (soldering, 10 seconds) C Thermal resistance, junction to case (θ JC )... See MI-STD-1835 Junction temperature (T J ) C 1.4 Recommended operating conditions. Device types 01 to 08: Maximum input low voltage (V I ) V at V CC = 2.0 V 0.9 V at V CC = 4.5 V 1.2 V at V CC = 6.0 V Minimum input high voltage (V I ) V at V CC = 2.0 V 3.15 V at V CC = 4.5 V 4.2 V at V CC = 6.0 V Supply voltage range (V CC ) V dc to 6.0 V dc Output voltage range (V ) V to V CC Operating temperature range (T C ) C to +125 C Maximum input rise and fall times (t r, t f ): V CC = 2.0 V ns V CC = 4.5 V ns V CC = 6.0 V ns Width of clock pulse (t p clock) V CC = 4.5 V: Device types 01, 03, 04, 06, ns minimum Device types 02, ns minimum Device type ns minimum Width of clear pulse (t p clear): Device types 01, 02, 03, 04, 05, ns minimum Device types 07, ns minimum Width of preset pulse (t p preset): Device types 02, 04, ns minimum Data setup time before clock (t setup ): Device types ns minimum Clear or preset setup time before clock (t rem ): Device types 01, 03, 04, 05, 07, ns minimum Device type ns minimum Device type ns minimum old time (t hold ): Device types ns minimum 2

3 1.4 Recommended operating conditions Continued. Device type 52: MI-M-38510/653 Maximum input low voltage (V I ) V at V CC = 4.5 V to 5.5 V Minimum input high voltage (V I ) V at V CC = 4.5 V to 5.5 V Supply voltage range (V CC ) V dc to 5.5 V dc Output voltage range (V ) V dc to V CC Operating ambient temperature range (T ) C to +125 C Width of clock pulse (t p clock) ns minimum Width of clear pulse (t p clear) ns minimum Width of preset pulse (t p preset) ns minimum Data setup time before clock (t setup ) ns minimum t rem setup time before clock (t su clear or t su preset) ns minimum old time (t hold )... 3 ns minimum Input rise and fall times (t r, t f ): V CC = 4.5 V ns maximum 2. PPICE DOCUMENTS 2.1 General. The documents listed in this section are specified in sections 3, 4, or 5 of this specification. This section does not include documents cited in other sections of this specification or recommended for additional information or as examples. While every effort has been made to ensure the completeness of this list, document users are cautioned that they must meet all specified requirements of documents cited in sections 3, 4, or 5 of this specification, whether or not they are listed. 2.2 Government documents Specifications and Standards. The following specifications and standards form a part of this specification to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract. DEPRTMENT OF DEFENSE SPECIFICTION MI-PRF Integrated Circuits (Microcircuits) Manufacturing, General Specification for. DEPRTMENT OF DEFENSE STNDRDS MI-STD Test Method Standard Microcircuits. MI-STD Interface Standard Electronic Component Case Outlines. (Copies of these documents are available online at or or from the Standardization Document Order Desk, 700 Robbins venue, uilding 4D, Philadelphia, P ) 2.3 Order of precedence. In the event of a conflict between the text of this document and the references cited herein, the text of this document takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained. 3

4 MI-M-38510/ REQUIREMENTS 3.1 Qualification. Microcircuits furnished under this specification shall be products that are manufactured by a manufacturer authorized by the qualifying activity for listing on the applicable qualified manufacturers list before contract award (see 4.3 and 6.4). 3.2 Item requirements. The individual item requirements shall be in accordance with MI-PRF and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. 3.3 Design, construction, and physical dimensions. The design, construction, and physical dimensions shall be as specified in MI-PRF and herein ogic diagrams and terminal connections. The logic diagrams and terminal connections shall be as specified on figure Truth tables. The truth tables shall be as specified on figure Switching test circuit and waveforms. The switching test circuit and waveforms shall be as specified on figure Schematic circuits. The schematic circuits shall be maintained by the manufacturer and made available to the qualifying activity or preparing activity upon request Case outlines. The case outlines shall be as specified in and MI-STD ead material and finish. The lead material and finish shall be in accordance with MI-PRF (see 6.6). 3.5 Electrical performance characteristics. Unless otherwise specified, the electrical performance characteristics are as specified in table I, and apply over the full recommended ambient operating temperature range. 3.6 Electrical test requirements. The electrical test requirements for each device class shall be the subgroups specified in table II. The electrical tests for each subgroup are described in table III. 3.7 Marking. Marking shall be in accordance with MI-PRF Microcircuit group assignment. The devices covered by this specification shall be in microcircuit group number 38 (see MI-PRF-38535, appendix ). 4. VERIFICTION 4.1 Sampling and inspection. Sampling and inspection procedures shall be in accordance with MI-PRF or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. 4.2 Screening. Screening shall be in accordance with MI-PRF and shall be conducted on all devices prior to qualification and conformance inspection. The following additional criteria shall apply: a. The burn-in test duration, test condition, and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MI-PRF The burn-in test circuit shall be maintained under document control by the device manufacturer's Technology Review oard (TR) in accordance with MI-PRF and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015 of MI-STD-883. b. Delete the sequence specified as interim (pre-burn-in) electrical parameters through interim (post-burn-in) electrical parameters of table I of MI-PRF and substitute lines 1 through 7 of table II herein. c. urn-in (method 1015 of MI-STD-883). 4

5 MI-M-38510/653 (1) Unless otherwise specified in the manufacturers QM plan for static tests (test condition ), ambient temperature (T ) shall be +125 C minimum. Test duration for each static test shall be 24 hours minimum for class S devices and in accordance with table I of method 1015 for class devices. i. For static burn-in I, all inputs shall be connected to. Outputs shall be open or connected to V CC /2. Resistors are optional on outputs if open. Resistors are required on inputs and on outputs connected to V CC /2. R = 470Ω to 47 kω. ii. For static burn-in II, all inputs shall be connected through a resistor to V CC. Outputs shall be open or connected to V CC /2. Resistors are optional on outputs if open. Resistors are required on inputs and on outputs connected to V CC /2. R = 470Ω to 47 kω. (2) Unless otherwise specified in the manufacturers QM plan for dynamic test (test condition D), ambient temperature shall be +125 C minimum. Test duration shall be in accordance with table I of method i. For dynamic burn-in, the generator shall be connected to the clock and J K or D (depending on device type) inputs and reset shall be connected to clock/2. Outputs shall be connected to V CC / V through the resistors. R = 680Ω to 1 kω for outputs, 470Ω to 47 kω for inputs. ii. CP = 25 kz to 1 Mz square wave; duty cycle = 50% ±15%; V I = 4.5 V to V CC ; V I = 0.0 V ±0.5 V; transition time 0.5 µs. iii. V CC = 6.0 V +0.0 V, -0.5 V. V CC = 5.5 V +0.0 V, -0.5 V for device type 52. d. Interim and final electrical test parameters shall be as specified in table II. e. For class S devices, post dynamic burn-in, or class devices, post static burn-in, electrical parameter measurements may, at the manufacturer s option, be performed separately or included in the final electrical parameter requirements Percent defective allowable (PD). a. The PD for class S devices shall be 5 percent for static burn-in and 5 percent for dynamic burn-in, based on the exact number of devices submitted to each separate burn-in. b. Static burn-in I and II failure shall be cumulative for determining the PD. c. The PD for class devices shall be in accordance with MI-PRF for static burn-in. Dynamic burn-in is not required. d. Those devices whose measured characteristics, after burn-in, exceed the specified delta ( ) limits or electrical parameter limits specified in table III, subgroup 1, are defective and shall be removed from the lot. The verified failures divided by the total number of devices in the lot initially submitted to burn-in shall be used to determine the percent defective for the lot and the lot shall be accepted or rejected based on the specified PD. 5

6 igh-level output voltage ow-level output Voltage MI-M-38510/653 TE I. Electrical performance characteristics. Test Symbol Conditions T C = +125 C V O1 2/ V O2 2/ V O3 V O4 2/ V O5 V O6 V O7 V O1 2/ V O2 2/ V O3 V O4 2/ V O5 unless otherwise specified V I = 1.5 V; V I = 0.3 V I O = -20 µ V I = 3.15 V; V I = 0.9 V I O = -20 µ V I = 4.2 V; V I = 1.2 V I O = -20 µ V I = 3.15 V; V I = 0.9 V I O = -4.0 m V I = 4.2 V V I = 1.2 V I O = -5.2 m Device type V CC imits Min Max Unit ll 2.0 V 1.95 V ll 4.5 V 4.45 V ll 6.0 V 5.95 V ll 4.5 V 3.7 V 01,02 03,04 05,07,08 I O = -7.8 m 06 V I = 2.0 V; V I = 0.8 V I O = -20 µ V I = 2.0 V; V I = 0.8 V I O = -4.0 m V I = 0.3 V; V I = 1.5 V I O = 20.0 µ V I = 0.9 V; V I = 3.15 V I O = 20.0 µ V I = 1.2 V; V I = 4.2 V I O = 20.0 µ V I = 0.9 V; V I = 3.15 V I O = 4.0 m V I = 1.2 V V I = 4.2 V I O = 5.2 m 6.0 V 5.2 V V 4.40 V V 3.70 V ll 2.0 V 0.05 V ll 4.5 V 0.05 V ll 6.0 V 0.05 V ll 4.5 V 0.4 V 01,02 03,04 05,07, V 0.4 V I O = 7.8 m 06 V O6 V I = 0.8 V; V I = 2.0 V V 0.05 V I O = 20 µ V O7 V I = 0.8 V; V I = 2.0 V V 0.4 V I O = 4.0 m Positive input clamp V IC+ I = 1 m ll 1.5 V voltage Negative input clamp V IC- I = -1 m ll OPEN -1.5 V voltage Input current low I I V = V -0.1 µ V Input current high I I V = V CC V 0.1 µ V See footnotes at end of table. 6

7 Short circuit output current dditional supply current quiescent per input pin (one unit load) Quiescent supply current MI-M-38510/653 TE I. Electrical performance characteristics Continued. Test Symbol Conditions T C = +125 C I OS1 2/ I OS2 2/ I OS3 2/ I OS4 I OS5 2/ I CC 3/ I CC unless otherwise specified V O = V I = For all inputs, V I = 0.4 V and V I = 2.4 V Test pin at V = 2.4 V When not being tested, control pins at V I = V CC and V I = I O = 0 µ V = 6.0 V Device type , ,08, , ,08,52 06 V CC 2.0 V V V V -10 imits Min Max V Unit m V 3.0 m V I CCZ V = 6.0 V V 10 µ µ Three-state output leakage current low Three-state output leakage current high Control input capacitance I OZ I OZ V = OC = V I V = V CC OC = V I V -2.0 µ V +2.0 µ C C ll 15 pf Input capacitance C I ll 10 Three-state output capacitance C O V 20 Power dissipation C PD capacitance 2/ Maximum clock f MX C = 50 pf ± 10% 01, V 23 frequency 6/ 04, , pf Mz See footnotes at end of table. 7

8 MI-M-38510/653 TE I. Electrical performance characteristics Continued. Test Symbol Conditions T C = +125 C Propagation delay time, low to high level, CK to Q Propagation delay time, high to low level, CK to Q Propagation delay time, low to high level, CK or PRE to Q or Q Propagation delay time, high to low level, CK or PRE to Q or Q Enable time to high or low level Disable time to high or low level Transition time, low to high level or high to low level t P1 t P1 t P2 t P2 t PZ or t PZ t PZ or t PZ t T or t T unless otherwise specified C = 50 pf ± 10% 8/ Device type V CC imits Min Max 02, V , , , , , ,08, Unit ns Complete terminal conditions shall be as specified in table III. 2/ Guaranteed but not tested. 3/ Total supply current = I CC + I CC. I OZ sets internal D flip-flops to high state. I OZ sets internal D flip-flops to low state. Power dissipation capacitance (C PD ) per flip-flop. 6/ See the formula for determining maximum frequencies shown in table I. Tested at V CC = 4.5 V at +125 C for sample testing and V CC = 4.5 V and +25 C for screening. Guaranteed at other V CC voltages and temperatures. See tables I and I (as appropriate) and the exception in 4.4.1d. 8/ For propagation and transition delay times at V CC = 2.0 V, increase limit by a factor of 5. For propagation and transition delay times at V CC = 6.0 V, decrease limit by a factor of

9 MI-M-38510/653 TE I. Calculated f MX at -55 C /+25 C case temperature. V CC 2.0 V 4.5 V 6.0 V +125 C 0.2X X = X T C -55 C /+25 C 0.2Y 1.33X = Y 1.18Y NOTE: Normalized numbers (+125 C = 1). The 2.0 V and 6.0 V numbers are derived from their 4.5 V integer value (rounding off according 4). TE I. Calculated dynamic values at 55 C/+25 C, case temperature. V CC 2.0 V 4.5 V 6.0 V +125 C T C -55 C or +25 C 5 x x 0.75 NOTE: Normalized numbers (+125 C = 1). The 2.0 V and 6.0 V numbers are derived from their 4.5 V integer value (rounding off according 4). 9

10 ine no. MI-PRF test requirements Ref. par. MI-M-38510/653 Class S device Class device Table III Table IV Ref. Table III subgroups delta limits par. subgroups 2/ 3/ 2/ 1 1 Table IV delta 3/ 1 Interim electrical parameters 2 Static burn-in I 4.2c Req d Not req d (method 1015) Same as line 1 1* 4 Static burn-in II 4.2c Req d 4.2c (method 1015) req d 5 Same as line 1 4.2e 1* 4.2e 1* 6 Dynamic burn-in 4.2c Req d Not req d (method 1015) Same as line 1 4.2e 1 8 Final electrical * 1, 2, 3, 7, 8, 1*, 2, 7, 9 parameters 9 9 Group test , 2, 3, 4, 7, , 2, 3, 4, 7, 8, requirements 8, 9, 10, 11 9, 10, Group test , 2, 3, 7, 8, when using 9, 10, 11 method 5005 QCI option 11 Group C endpoint electrical parameters 12 Group D endpoint electrical parameters , 2, 3, 7, 8, 9, 10, 11 lank spaces indicate tests are not applicable. 2/ * indicates PD applies to subgroup 1 (see 4.2.1) , , 2, , 2 3/ indicates delta limits shall be required only on table III subgroup 1, where specified, and the delta values shall be computed with reference to the previous interim electrical parameters. The device manufacturer may, at his option, either complete subgroup 1 electrical parameter measurements, including delta measurements, within 96 hours after burn-in completion (removal of bias); or may complete subgroup 1 electrical measurements without delta measurements within 24 hours after burn-in completion (removal of bias). 10

11 MI-M-38510/653 FIGURE 1. ogic diagrams and terminal connections (top views). 11

12 MI-M-38510/653 FIGURE 1. ogic diagrams and terminal connections (top views) Continued. 12

13 MI-M-38510/653 FIGURE 1. ogic diagrams and terminal connections (top views) Continued. 13

14 MI-M-38510/653 FIGURE 1. ogic diagrams and terminal connections (top views) Continued. 14

15 MI-M-38510/653 Device type 01 Inputs Outputs CR CK J K Q Q X X X Q0 Q0 Toggle X X Q0 Q0 Device types 02 and 52 Inputs Outputs PRE CR CK D Q Q X X X X X X * * X X Q0 Q0 Device type 03 Inputs Outputs CR CK J K Q Q X X X Q0 Q0 Toggle X X Q0 Q0 Device type 04 Inputs Outputs PRE CR CK J K Q Q X X X X X X X X X * * Toggle Q0 Q0 X X Q0 Q0 * = This configuration is nonstable X = Pins have no effect on output = igh level voltage = ow level voltage = ow-to-high transition of the clock = igh-to-low transition of the clock Q0 (Q0) = The level of Q (Q) before the indicated steady-state input conditions were established FIGURE 2. Truth tables. 15

16 MI-M-38510/653 Device type 05 Inputs Ouputs PRE CR CK J K Q Q X X X X X X X X X * * Q0 Q0 Toggle X X Q0 Q0 Device type 06 Inputs Data enable Data Output CR CK E1 E2 D Q X X X X X X X Q0 X X Q0 X X Q0 For device type 06: When either OE1 or OE2 (or both) is (are) high, the output is disabled to the high-z state; however, sequential operation of the flip-flops is not affected. Device type 07 Inputs Output CR CK D Q X X X Q0 Device type 08 Inputs Outputs CR CK D Q Q X X X Q0 Q0 * = This configuration is nonstable X = Pins have no effect on output = igh level voltage = ow level voltage = ow-to-high transition of the clock = igh-to-low transition of the clock Q0 (Q0) = The level of Q (Q) before the indicated steady-state input conditions were established FIGURE 2. Truth tables Continued. 16

17 MI-M-38510/653 NOTES: 1. Clock input pulse characteristics: t r = t f 6 ns; t p (clock) 27 ns. 2. J or K input pulse characteristics: t r = t f 6 ns; t setup 30ns; t hold 8 ns; t p (data) 38 ns. 3. The clock input characteristics for f MX are as follows: t r = t f 6 ns; t p (clock) 22 ns; PRR 23 Mz. 4. C = 50 pf ±10 % (includes test jig and probe capacitance). 5. Voltage measurements are to be made with respect to network ground terminal. 6. t T = t T2 t T1 ; t T = t T2 - t T1. FIGURE 3. Synchronous switching test circuit and waveforms (device type 01). 17

18 MI-M-38510/653 NOTES: 1. CER pulses dominate regardless of the state of the other inputs. 2. CER input pulse characteristics are as follows: t r = t f 6 ns; t p (clear) 30 ns; t REM 30 ns. 3. C = 50 pf ±10 % (includes test jig and probe capacitance). 4. Clock pulse prior to test with inputs biased to place output at the appropriate level for test. 5. Voltage measurements are to be made with respect to the network ground terminal. FIGURE 3. CER switching test circuit and waveforms (device type 01) Continued. 18

19 MI-M-38510/653 NOTES: 1. Clock input pulse characteristics: t r = t f 6 ns; t p (clock) 30 ns. 2. Data input pulse characteristics: : t r = t f 6 ns; t p (data) 38 ns; (for device type 52), t p (data) 33 ns; t setup 30 ns; t hold 8 ns. (for device type 52), t hold 3 ns; PRR 1 Mz. 3. The clock input characteristics for f MX are as follows: t r = t f 6 ns; t p (clock) 24 ns; PRR 21 Mz. 4. C = 50 pf ±10% (including test jig and probe capacitance). 5. Voltage measurements are to be made with respect to network ground terminal. The input signal(s) for CT device type 52 will be 0 V to 3 V; however, the 50 % V CC measuring point is 1.3 V for input and output. 6. t T = t T1 t T2 ; t T = t T2 - t T1. FIGURE 3. Synchronous switching test circuit and waveforms (device types 02 and 52) - Continued. 19

20 MI-M-38510/653 NOTES: 1. CER and PRESET pulses are active low and dominate regardless of the state of the clock and data inputs. 2. CER or PRESET input pulse characteristics are as follows: t r = t f 6 ns; t p (CER) = t p (PRESET) 30 ns; t REM 38 ns. 3. C = 50 pf ±10 % (including test jig and probe capacitance). 4. While testing the CER input at a logic 0 level, PRESET will have a logic 1 level applied. While testing the PRESET input at a logic level 0, CER will have a logic 1 applied. 5. Voltage measurements are to be made with respect to the network ground terminal. The input signal(s) for CT device type 52 will be 0 V to 3 V; however, the 50 % measurements point is 1.3 V for inputs and outputs. FIGURE 3. CER switching test circuit and waveforms (device types 02 and 52) - Continued. 20

21 MI-M-38510/653 NOTES: 1. Clock input pulse characteristics: t r = t f 6 ns; t p (clock) 27 ns. 2. J or K input pulse characteristics: t r = t f 6 ns; t p (J or K) 38 ns; t hold 8 ns; t setup 30 ns; PRR 1 Mz. 3. The clock input characteristics for f MX are as follows: t r = t f 6 ns; t p (clock) 22 ns; PRR 23 Mz. 4. C = 50 pf ±10% (including test jig and probe capacitance). 5. Voltage measurements are to be made with respect to network ground terminal. 6. t T = t T2 t T1 ; t T = t T2 - t T1. FIGURE 3. Synchronous switching test circuit and waveforms (device type 03) - Continued. 21

22 MI-M-38510/653 NOTES: 1. CER pulses dominate regardless of the state of the other inputs. 2. CER input pulse characteristics are as follows: t r = t f 6 ns; t p (CER) 30 ns; t REM 30 ns. 3. C = 50 pf ±10 % (including test jig and probe capacitance). 4. Clock pulse prior to test with inputs biased to place the output at the appropriate level for test. 5. Voltage measurements are to be made with respect to the network ground terminal. FIGURE 3. CER switching test circuit and waveforms (device type 03) - Continued. 22

23 MI-M-38510/653 NOTES: 1. Clock input pulse characteristics: t r = t f 6 ns; t p (clock) 27 ns. 2. J or K input pulse characteristics: t r = t f 6 ns; t p (J or K) 38 ns; t hold 8 ns; t setup 30 ns. 3. The clock input characteristics for f MX are as follows: t r = t f 6 ns; t p (clock) 22 ns; PRR 23 Mz. 4. C = 50 pf ±10% (including jig and probe capacitance). 5. Voltage measurements are to be made with respect to network ground terminal. 6. t T = t T2 t T1 ; t T = t T2 - t T1. FIGURE 3. Synchronous switching test circuit and waveforms (device type 04) - Continued. 23

24 MI-M-38510/653 NOTES: 1. CER and PRESET pulses are active low and dominate regardless of the state of the other inputs. 2. CER and PRESET input pulse characteristics are as follows: t r = t f 6 ns; t p (CER) = t p (PRESET) 30 ns; t REM 30 ns. 3. C = 50 pf ±10 % (including test jig and probe capacitance). 4. May be pulsed prior to test with inputs biased to place output at the appropriate level for test. 5. Voltage measurements are to be made with respect to the network ground terminal. FIGURE 3. CER and PRESET switching test circuit and waveforms (device type 04) - Continued. 24

25 MI-M-38510/653 NOTES: 1. Clock input pulse characteristics: t r = t f 6 ns; t p (clock) 30 ns. 2. J or K input pulse characteristics: t r = t f 6 ns; t p (J or K) 38 ns; t hold 8 ns; t setup 30 ns. 3. The clock input characteristics for f MX are as follows: t r = t f 6 ns; t p (clock) 24 ns; PRR 21 Mz. 4. C = 50 pf ±10 % (including test jig and probe capacitance). 5. Voltage measurements are to be made with respect to network ground terminal. 6. t T = t T2 t T1 ; t T = t T2 - t T1. FIGURE 3. Synchronous switching test circuit and waveforms (device type 05) - Continued. 25

26 MI-M-38510/653 NOTES: 1. CER and PRESET pulses are active low and dominate regardless of the state of the other inputs. 2. CER and PRESET input pulse characteristics are as follows: t r = t f 6 ns; t p (CER) = t p (PRESET) 30 ns; t REM 30 ns. 3. C = 50 pf ±10 % (including test jig and probe capacitance). 4. May be pulsed prior to test with inputs biased to place output at the appropriate level for test. 5. Voltage measurements are to be made with respect to the network ground terminal. FIGURE 3. CER and PRESET switching test circuit and waveforms (device type 05) - Continued. 26

27 MI-M-38510/653 NOTES: 1. Clock input pulse characteristics: t r = t f 6 ns; t p (clock) 27 ns. 2. Data input pulse characteristics: t r = t f 6 ns; t p (data) 38 ns; t setup 30 ns; t hold 8 ns; PRR 1 Mz. 3. The clock input characteristics for f MX are as follows: t r = t f 6 ns; t p (clock) 22 ns; PRR 23 Mz. 4. C = 50 pf ±10 % (including test jig and probe capacitance). 5. t T = t T1 t T2 ; t T = t T2 - t T1. 6. Voltage measurements are to be made with respect to network ground terminal. FIGURE 3. Synchronous switching test circuit and waveforms (device type 06) - Continued. 27

28 MI-M-38510/653 NOTES: 1. OE1 and OE2 pulses are active low and one or both must be active to enable the outputs. 2. OE1 and OE2 input pulse characteristics are as follows: t r = t f 6 ns; t poe1 = t poe2 200 ns. 3. C = 50 pf ±10 % (including test jig and probe capacitance). 4. OE1 or OE2 does not affect the sequential operation of the flip-flop. 5. For t PZ and t PZ, a 1 kω resistor is connected between the output and the terminal. For t PZ and t PZ, a 1 kω resistor is connected between the output and the V CC terminal. V S1 = V O +0.1 V (V O -V O ). V S2 = V O 0.1 V (V O -V O ). FIGURE 3. Three-state switching test circuit and waveforms (device type 06) - Continued. 28

29 MI-M-38510/653 NOTES: 1. CER pulses are active high and dominate regardless of the state of the clock and data inputs. 2. CER input pulse characteristics are as follows: t r = t f 6 ns; t p (CER) 30 ns; t REM 27 ns. 3. C = 50 pf ±10 % (including test jig and probe capacitance). 4. Clock pulse prior to test with inputs biased to place output at the appropriate level for test. 5. Voltage measurements are to be made with respect to the network ground terminal. FIGURE 3. CER switching test circuit and waveforms (device type 06) - Continued. 29

30 MI-M-38510/653 NOTES: 1. Clock input pulse characteristics: t r = t f 6 ns; t p (clock) 27 ns. 2. Data input pulse characteristics: t r = t f 6 ns; t p (data) 38 ns; t setup 30 ns; t hold 8 ns. 3. The clock input characteristics for f MX are as follows: t r = t f 6 ns; t p (clock) 22 ns; PRR 23 Mz. 4. C = 50 pf ±10 % (including test jig and probe capacitance). 5. Voltage measurements are to be made with respect to network ground terminal. 6. t T = t T1 t T2 ; t T = t T2 - t T1. FIGURE 3. Synchronous switching test circuit and waveforms (device type 07) - Continued. 30

31 MI-M-38510/653 NOTES: 1. CER pulses are active low and dominate regardless of the state of the clock and data inputs. 2. CER input pulse characteristics are as follows: t r = t f 6 ns; t p (CER) 24 ns; t REM 30 ns. 3. C = 50 pf ±10 % (including test jig and probe capacitance). 4. Clock pulse prior to test with inputs biased to place the output at the appropriate level for test. 5. Voltage measurements are to be made with respect to the network ground terminal. FIGURE 3. CER switching test circuit and waveforms (device type 07) - Continued. 31

32 MI-M-38510/653 NOTES: 1. Clock input pulse characteristics: t r = t f 6 ns; t p (clock) 24 ns. 2. Data input pulse characteristics: t r = t f 6 ns; t p (data) 38 ns; t setup 30 ns; t hold 8 ns. 3. The clock input characteristics for f MX are as follows: t r = t f 6 ns; t p (clock) 19 ns; PRR 26 Mz. 4. C = 50 pf ±10 % (including test jig and probe capacitance). 5. Voltage measurements are to be made with respect to network ground terminal. 6. t T = t T1 t T2 ; t T = t T2 - t T1. FIGURE 3. Synchronous switching test circuit and waveforms (device type 08) - Continued. 32

33 MI-M-38510/653 NOTES: 1. CER pulses are active low and dominate regardless of the state of the clock and data inputs. 2. CER input pulse characteristics are as follows: t r = t f 6 ns; t p (CER) 24 ns; t REM 30 ns. 3. C = 50 pf ±10 % (including test jig and probe capacitance). 4. Clock pulse prior to test with inputs biased to place the output at the appropriate level for test. 5. Voltage measurements are to be made with respect to the network ground terminal. FIGURE 3. CER switching test circuit and waveforms (device type 08) - Continued. 33

34 34 TE III. Group inspection for device type 01. Symbol MI- Case Terminal conditions Measured Test limits Unit STD terminal Subgroup 1 Subgroup 2 Subgroup method Cases C,D T C = +125 C T C = -55 C Test 1CK 1CR 1K V CC 2CK 2CR 2J 2K 1J no. V IC 1 1m 1CK 1.5 V (pos) 2 1m 1CR 3 1m 1K 4 1m 2CK 5 1m 2CR 6 1m 2J 7 1m 2K 8 1m 1J V IC 9-1m 1CK -1.5 (neg) 10-1m 1CR 11-1m 1K 12-1m 2CK 13-1m 2CR 14-1m 2J 15-1m 2K 16-1m 1J I CC / 2/ V CC V CC µ µ V O µ V 20-20µ 21 2/ -20µ 22 2/ -20µ 23 2/ -20µ 24 2/ -20µ V O Same terminal conditions as specified above for V O3 except I O = -5.2 m V O µ µ 33 2/ 20µ 34 2/ 20µ 35 2/ 20µ 36 2/ 20µ V O Same terminal conditions as specified above for V O3 except I O = 5.2 m I OS / 4.0V 4.0V 4.0V m 44 3/ 4.0V 4.0V 4.0V 45 3/ 4.0V 4.0V 46 3/ 4.0V 4.0V See footnotes at end of table. MI-M-38510/653

35 TE III. Group inspection for device type 01 Continued. 35 Symbol MI- STD- 883 method I I I I C I Truth table tests 6/ Case Terminal conditions Cases C,D Test no. 1CK 1CR 1K V CC 2CK 2CR 2J 2K 1J 54 Measured terminal 1CK 1CR 1K 2CK 2CR 2J 2K 1J 1CK 1CR 1K 2CK 2CR 2J 2K 1J 1CK 1CR 1K 2CK 2CR 2J 2K 1J ll outputs Subgroup 1 Test limits Subgroup 2 T C = +125 C Subgroup 3 T C = -55 C Subgroup 4 Min Max 10 Subgroup Subgroup 8 T C = +125 C Subgroup 8 T C = -55 C Unit µ pf MI-M-38510/653 See footnotes at end of table.

36 TE III. Group inspection for device type 01 Continued. 36 Symbol Truth table tests 6/ f MX 9/ t P1 t P1 t P2 t P2 t T t T MI- STD- 883 method Case Terminal conditions Cases C,D Test no. 1CK 1CR 1K V CC 2CK 2CR 2J 2K 1J / 10/ 10/ 10/ Measured terminal ll outputs 1CK to 1CK to 2CK to 2CK to 1CK to 1CK to 2CK to 2CK to 1CR to 2CR to 1CR to 2CR to Subgroup 7 Test limits Subgroup 8 T C = +125 C Subgroup 8 T C = -55 C Test limits 8/ Subgroup 9 Subgroup 10 Subgroup 11 T C = +125 C T C = -55 C Unit Mz ns MI-M-38510/653 See footnotes at end of table.

37 37 TE III. Group inspection for device type 02. Symbol MI- Case Terminal conditions Measured Test limits Unit STD terminal Subgroup 1 Subgroup 2 Subgroup method Cases C,D T C = +125 C T C = -55 C Test 1CR 1D 1CK 1PRE 2PRE 2CK 2D 2CR V CC no. V IC 1 1m 1CR 1.5 V (pos) 2 1m 1D 3 1m 1CK 4 1m 1PRE 5 1m 2PRE 6 1m 2CK 7 1m 2D 8 1m 2CR V IC 9-1m 1CR -1.5 (neg) 10-1m 1D 11-1m 1CK 12-1m 1PRE 13-1m 2PRE 14-1m 2CK 15-1m 2D 16-1m 2CR I CC V CC V CC µ µ V O µ V 20-20µ 21-20µ 22-20µ 23 2/ -20µ 24 2/ -20µ 25-20µ 2/ 26-20µ 2/ V O Same terminal conditions as specified above for V O3 except I O = -5.2 m V O µ µ 37 20µ 38 20µ 39 2/ 20µ 40 2/ 20µ 41 20µ 2/ 42 20µ 2/ V O Same terminal conditions as specified above for V O3 except I O = 5.2 m I OS V 4.0V m V V V See footnotes at end of table. MI-M-38510/653

38 TE III. Group inspection for device type 02 Continued. 38 Symbol MI- STD- 883 method I I I I C I Truth table tests 6/ Case Terminal conditions Cases C,D Test no. 1CR 1D 1CK 1PRE 2PRE 2CK 2D 2CR V CC 62 Measured terminal 1CR 1D 1CK 1PRE 2PRE 2CK 2D 2CR 1CR 1D 1CK 1PRE 2PRE 2CK 2D 2CR 1CR 1D 1CK 1PRE 2PRE 2CK 2D 2CR ll outputs Subgroup 1 Test limits Subgroup 2 T C = +125 C Subgroup 3 T C = -55 C Subgroup 4 Min Max 10 Subgroup Subgroup 8 T C = +125 C Subgroup 8 T C = -55 C Unit µ pf MI-M-38510/653 See footnotes at end of table.

39 TE III. Group inspection for device type 02 Continued. 39 Symbol Truth table tests 6/ f MX 9/ t P1 t P1 t P2 t P2 t T t T MI- STD- 883 method Case Terminal conditions Cases C,D Test no. 1CR 1D 1CK 1PRE 2PRE 2CK 2D 2CR V CC Measured terminal ll outputs 1CK to 2CK to 1CK to 2CK to 1CK to 2CK to 1CK to 2CK to 1CR to 1PRE to 2CR to 2PRE to 1CR to 1PRE to 2CR to 2PRE to Subgroup 7 Test limits Subgroup 8 T C = +125 C Subgroup 8 T C = -55 C Test limits 8/ Subgroup 9 Subgroup 10 T C = +125 C Subgroup 11 T C = -55 C Unit Mz ns MI-M-38510/653 See footnotes at end of table.

40 40 TE III. Group inspection for device type 03. Symbol MI- Case Terminal conditions Measured Test limits Unit STD terminal Subgroup 1 Subgroup 2 Subgroup method Cases C,D T C = +125 C T C = -55 C Test 1J 1K 2J 2CK 2CR 2K 1CK 1CR V CC no. V IC 1 1m 1J 1.5 V (pos) 2 1m 1K 3 1m 2J 4 1m 2CK 5 1m 2CR 6 1m 2K 7 1m 1CK 8 1m 1CR V IC 9-1m 1J -1.5 (neg) 10-1m 1K 11-1m 2J 12-1m 2CK 13-1m 2CR 14-1m 2K 15-1m 1CK 16-1m 1CR I CC / 2/ V CC V CC µ µ V O µ V 20-20µ µ -20µ 2/ 2/ 23-20µ 2/ 24-20µ 2/ V O Same terminal conditions as specified above for V O3 except I O = -5.2 m V O µ µ 33 20µ 2/ 34 20µ 2/ 35 20µ 2/ 36 20µ 2/ V O Same terminal conditions as specified above for V O3 except I O = 5.2 m I OS V 4.0V 3/ 3/ 4.0V 4.0V 4.0V m V 3/ 4.0V 46 3/ 4.0V 4.0V See footnotes at end of table. MI-M-38510/653

41 TE III. Group inspection for device type 03 Continued. 41 Symbol MI- STD- 883 method I I I I C I Truth table tests 6/ Case Terminal conditions Cases C,D Test no. 1J 1K 2J 2CK 2CR 2K 1CK 1CR V CC 54 Measured terminal 1J 1K 2J 2CK 2CR 2K 1CK 1CR 1J 1K 2J 2CK 2CR 2K 1CK 1CR 1J 1K 2J 2CK 2CR 2K 1CK 1CR ll outputs Subgroup 1 Test limits Subgroup 2 T C = +125 C Subgroup 3 T C = -55 C Subgroup 4 Min Max 10 Subgroup Subgroup 8 T C = +125 C Subgroup 8 T C = -55 C Unit µ pf MI-M-38510/653 See footnotes at end of table.

42 TE III. Group inspection for device type 03 Continued. 42 Symbol Truth table tests 6/ f MX 9/ t P1 t P1 t P2 t P2 t T t T MI- STD- 883 method Case Terminal conditions Cases C,D Test no. 1J 1K 2J 2CK 2CR 2K 1CK 1CR V CC / 10/ 10/ 10/ Measured terminal ll outputs 1CK to 1CK to 2CK to 2CK to 1CK to 1CK to 2CK to 2CK to 1CR to 2CR to 1CR to 2CR to Subgroup 7 Test limits Subgroup 8 T C = +125 C Subgroup 8 T C = -55 C Test limits 8/ Subgroup 9 Subgroup 10 Subgroup 11 T C = +125 C T C = -55 C Unit Mz ns MI-M-38510/653 See footnotes at end of table.

43 TE III. Group inspection for device type Symbol MI-STD- 883 method V IC (pos) V IC (neg) Case Terminal conditions Cases E,F Test no. 1CR 1J 1K 1CK 1PRE 2PRE 2CK 2K 2J 2CR V CC m -1m 1m -1m 1m -1m 1m -1m 1m -1m I CC V O / 28 2/ V O V O / 2/ 2/ 2/ -20µ -20µ -20µ -20µ -5.2m -5.2m -5.2m -5.2m 20µ 20µ 20µ 20µ -20µ -20µ -20µ -20µ -5.2m -5.2m -5.2m -5.2m 20µ 20µ 20µ 20µ 1m -1m 1m -1m 2/ 2/ 2/ 2/ 2/ 2/ 1m -1m 1m -1m 1m -1m Measured terminal 1CR 1J 1K 1CK 1PRE 2PRE 2CK 2K 2J 2CR 1CR 1J 1K 1CK 1PRE 2PRE 2CK 2K 2J 2CR V CC V CC Subgroup 1 Test limits Subgroup 2 T C = +125 C Subgroup 3 T C = -55 C Unit V µ µ V MI-M-38510/653 See footnotes at end of table.

44 TE III. Group inspection for device type 04 Continued. 44 Symbol MI- STD- 883 method V O I OS I I I I C I Case Terminal conditions Cases E,F Test no. 1CR 1J 1K 1CK 1PRE 2PRE 2CK 2K 2J 2CR V CC 5.2m 5.2m 5.2m 5.2m 2/ 5.2m 2/ 5.2m 5.2m 2/ m 2/ 4.0 V 4.0V 4.0V 4.0V V 68 Measured terminal 1CR 1J 1K 1CK 1PRE 2PRE 2CK 2K 2J 2CR 1CR 1J 1K 1CK 1PRE 2PRE 2CK 2K 2J 2CR 1CR 1J 1K 1CK 1PRE 2PRE 2CK 2K 2J 2CR Subgroup 1 Test limits Subgroup 2 T C = +125 C Subgroup 3 T C = -55 C Subgroup 4 Min Max Unit V m n pf MI-M-38510/653 See footnotes at end of table.

45 TE III. Group inspection for device type 04 Continued. 45 Symbol Truth table tests 6/ f MX 9/ t P1 t P1 t P2 MI- STD- 883 method Case Terminal conditions Cases E,F Test no. 1CR 1J 1K 1CK 1PRE 2PRE 2CK 2K 2J 2CR V CC Measured terminal ll outputs 1CK to 1CK to 2CK to 2CK to 1CK to 1CK to 2CK to 2CK to 1CR to 1PRE to 2PRE to 2CR to Subgroup 7 Test limits Subgroup 8 T C = +125 C Subgroup 8 T C = -55 C Test limits 8/ Subgroup 9 Subgroup 10 Subgroup 11 T C = +125 C T C = -55 C Unit Mz ns MI-M-38510/653 See footnotes at end of table.

46 TE III. Group inspection for device type 04 Continued. Symbol t P2 t T t T MI- STD- 883 method Case Terminal conditions Measured Test limits 8/ terminal Subgroup 9 Subgroup 10 Subgroup 11 Cases E,F T C = +125 C T C = -55 C Test 1CR 1J 1K 1CK 1PRE 2PRE 2CK 2K 2J 2CR V CC no PRE to CR to 131 2CR to 132 2PRE to Unit ns See footnotes at end of table. MI-M-38510/653 46

47 TE III. Group inspection for device type Symbol MI- Case Terminal conditions STD Cases method E,F Test no. 1CK 1K 1J 1PRE 2PRE 2J 2K 2CK 2CR 1CR V CC V IC 1 1m (pos) 2 1m 3 1m 4 1m 5 1m 6 1m 7 1m 8 1m 9 1m 10 1m V IC 11-1m (neg) 12-1m 13-1m 14-1m 15-1m 16-1m 17-1m 18-1m 19-1m 20-1m I CC V O µ 24-20µ 25-20µ 26-20µ 27 2/ -20µ 28 2/ -20µ 29-20µ 2/ 30-20µ 2/ V O m m m m 35 2/ -5.2m 36 2/ -5.2m m 2/ m 2/ Measured terminal 1CK 1K 1J 1PRE 2PRE 2J 2K 2CK 2CR 1CR 1CK 1K 1J 1PRE 2PRE 2J 2K 2CK 2CR 1CR V CC V CC Subgroup 1 Test limits Subgroup 2 T C = +125 C Subgroup 3 T C = -55 C Unit V µ µ V MI-M-38510/653 See footnotes at end of table.

48 TE III. Group inspection for device type 05 Continued. 48 Symbol MI- Case Terminal conditions STD Cases method E,F Test no. 1CK 1K 1J 1PRE 2PRE 2J 2K 2CK 2CR 1CR V CC V O µ 40 20µ 41 20µ 42 20µ 43 2/ 20µ 44 2/ 20µ 45 20µ 2/ 46 20µ 2/ V O m m m m 51 2/ 5.2m 52 2/ 5.2m m 2/ m 2/ I OS V 4.0V V V V I I I I Measured terminal 1CK 1K 1J 1PRE 2PRE 2J 2K 2CK 2CR 1CR 1CK 1K 1J 1PRE 2PRE 2J 2K 2CK 2CR 1CR Subgroup 1 Test limits Subgroup 2 T C = +125 C Subgroup 3 T C = -55 C Unit V m n n MI-M-38510/653 See footnotes at end of table.

49 TE III. Group inspection for device type 05 Continued. Terminal conditions Test limits Case Cases E,F Subgroup 4 Symbol MI- STD- 883 method Test no. 1CK 1K 1J 1PRE 2PRE 2J 2K 2CK 2CR 1CR V CC Measured terminal Min Max Unit C I CK 1K 1J 1PRE 2PRE 2J 2K 2CK 2CR 1CR 10 pf Subgroup 7 Subgroup 8 T C = +125 C Subgroup 8 T C = -55 C Truth table tests 6/ ll outputs See footnotes at end of table. MI-M-38510/653 49

50 TE III. Group inspection for device type 05 Continued. 50 Symbol f MX 9/ t P1 t P1 t P2 t P2 t T t T MI- STD- 883 method Case Terminal conditions Measured Test limits 8/ terminal Subgroup 9 Subgroup 10 Subgroup 11 Cases E,F T C = +125 C T C = -55 C Test 1CK 1K 1J 1PRE 2PRE 2J 2K 2CK 2CR 1CR V CC no See footnotes at end of table. 1CK to 1CK to 2CK to 2CK to 1CK to 1CK to 2CK to 2CK to 1CR to 1PRE to 2CR to 2PRE to 1PRE to 1CR to 2PRE to 2CR to Unit Mz ns MI-M-38510/653

51 TE III. Group inspection for device type Symbol V IC (pos) V IC (neg) MI- Case Terminal conditions STD Cases method E,F Test no. OE1 OE2 CK E1 E2 4D 3D 2D 1D CR V CC 1 1m 2 1m 3 1m 4 1m 5 1m 6 1m 7 1m 8 1m 9 1m 10 1m 11-1m 12-1m 13-1m 14-1m 15-1m 16-1m 17-1m 18-1m 19-1m 20-1m I CC I CCZ V O V O V O µ -20µ -20µ -20µ -7.8m -7.8m -7.8m -7.8m 20µ 20µ 20µ 20µ 20µ 20µ 20µ 20µ 2/ 2/ 2/ Measured terminal OE1 OE2 CK E1 E2 4D 3D 2D 1D CR OE1 OE2 CK E1 E2 4D 3D 2D 1D CR V CC Subgroup 1 Test limits Subgroup 2 T C = +125 C Subgroup 3 T C = -55 C Unit V µ V MI-M-38510/653 See footnotes at end of table.

52 TE III. Group inspection for device type 06 Continued. 52 Symbol MI- STD- 883 method V O I OS I OZ I OZ I I I I Case Terminal conditions Cases E,F Test no. OE1 OE2 CK E1 E2 4D 3D 2D 1D CR V CC 7.8m 7.8m 7.8m 7.8m 7.8m 2/ 7.8m 7.8m m 4.0V 4.0V 4.0V 4.0V 4.0V Measured terminal OE1 OE2 CK E1 E2 4D 3D 2D 1D CR OE1 OE2 CK E1 E2 4D 3D 2D 1D CR Subgroup 1 Test limits Subgroup 2 T C = +125 C Subgroup 3 T C = -55 C Unit V m µ n MI-M-38510/653 See footnotes at end of table.

53 TE III. Group inspection for device type 06 Continued. Terminal conditions Test limits Case Cases E,F Subgroup 4 Symbol MI- STD- 883 method Test no. OE1 OE2 CK E1 E2 4D 3D 2D 1D CR V CC Measured terminal Min Max Unit C I OE1 OE2 CK E1 E2 4D 3D 2D 1D CR 10 pf C O Subgroup 7 Subgroup 8 T C = +125 C Subgroup 8 T C = -55 C Truth table tests 6/ ll outputs See footnotes at end of table. MI-M-38510/653 53

54 TE III. Group inspection for device type 06 Continued. 54 Symbol f MX 6/ 9/ t P1 t P1 t P2 t PZ t PZ t PZ MI- STD- 883 method Case Terminal conditions Measured Test limits 8/ terminal Subgroup 9 Subgroup 10 Subgroup 11 Cases E,F T C = +125 C T C = -55 C Test OE1 OE2 CK E1 E2 4D 3D 2D 1D CR V CC no CK to CK to 129 CK to 130 CK to 131 CK to 132 CK to 133 CK to 134 CK to / CR to CR to 137 CR to 138 CR to / OE1 to OE1 to 141 OE1 to 142 OE1 to 143 OE2 to 144 OE2 to 145 OE2 to 146 OE2 to / OE1 to OE1 to 149 OE1 to 150 OE1 to 151 OE2 to 152 OE2 to 153 OE2 to 154 OE2 to / OE1 to 156 OE1 to 157 OE1 to 158 OE1 to 159 OE2 to 160 OE2 to 161 OE2 to 162 OE2 to Unit Mz ns ns MI-M-38510/653 See footnotes at end of table.

55 TE III. Group inspection for device type 06 Continued. Symbol t PZ t T t T MI- STD- 883 method Case 2 Terminal conditions Cases E,F Test no. OE1 OE2 CK E1 E2 4D 3D 2D 1D CR V CC / / / Measured terminal OE1 to OE1 to OE1 to OE1 to OE2 to OE2 to OE2 to OE2 to Subgroup 9 Test limits 8/ Subgroup 10 T C = +125 C Subgroup 11 T C = -55 C Unit ns See footnotes at end of table. MI-M-38510/653 55

56 TE III. Group inspection for device type Symbol MI- Case Terminal conditions STD Cases method E,F Test no. CR 1D 2D 3D CK 4D 5Q 5D 6D 6Q V CC V IC 1 1m (pos) 2 1m 3 1m 4 1m 5 1m 6 1m 7 1m 8 1m V IC 9-1m (neg) 10-1m 11-1m 12-1m 13-1m 14-1m 15-1m 16-1m I CC / V O µ 20-20µ 21-20µ 22-20µ 23-20µ 24-20µ V O m m m m m m V O µ 32 20µ 33 20µ 34 20µ 35 20µ 36 20µ 37 20µ 2/ 38 20µ 39 20µ 40 20µ 41 20µ 42 20µ Measured terminal CR 1D 2D 3D CK 4D 5D 6D CR 1D 2D 3D CK 4D 5D 6D V CC V CC 5Q 6Q 5Q 6Q 5Q 6Q 5Q 6Q Subgroup 1 Test limits Subgroup 2 T C = +125 C Subgroup 3 T C = -55 C Unit V µ V MI-M-38510/653 See footnotes at end of table.

57 TE III. Group inspection for device type 07 Continued. 57 Symbol MI- STD- 883 method V O I OS I I I I C I Case Terminal conditions Cases E,F Test no. CR 1D 2D 3D CK 4D 5Q 5D 6D 6Q V CC 5.2m 5.2m 5.2m 5.2m 5.2m 5.2m 5.2m 2/ 5.2m 5.2m 5.2m 5.2m m 4.0V 4.0V 4.0V 4.0V 4.0V 4.0V 4.0V 4.0V Measured terminal 5Q 6Q 5Q 6Q 5Q 6Q CR 1D 2D 3D CK 4D 5D 6D CR 1D 2D 3D CK 4D 5D 6D CR 1D 2D 3D CK 4D 5D 6D Subgroup 1 Test limits Subgroup 2 T C = +125 C Subgroup 3 T C = -55 C Subgroup 4 Min Max Unit V m n pf MI-M-38510/653 See footnotes at end of table.

MILITARY SPECIFICATION MICROCIRCUITS, DIGITAL, BIPOLAR, SCHOTTKY TTL, FLIP-FLOPS, CASCADABLE, MONOLITHIC SILICON

MILITARY SPECIFICATION MICROCIRCUITS, DIGITAL, BIPOLAR, SCHOTTKY TTL, FLIP-FLOPS, CASCADABLE, MONOLITHIC SILICON INCH-POUND 2 November 2005 SUPERSEDING MIL-M-38510/71C 23 July 1984 MILITARY SPECIFICATION MICROCIRCUITS, DIGITAL, BIPOLAR, SCHOTTKY TTL, FLIP-FLOPS, CASCADABLE, MONOLITHIC SILICON This specification is

More information

MICROCIRCUITS, DIGITAL, TTL, FLIP-FLOPS, MONOLITHIC SILICON. Inactive for new design after 7 September 1995

MICROCIRCUITS, DIGITAL, TTL, FLIP-FLOPS, MONOLITHIC SILICON. Inactive for new design after 7 September 1995 MILITARY SPECIFICATION INCH-POUND MIL-M-38510/2G 8 February 2005 SUPERSEDING MIL-M-38510/2E 24 December 1974 MIL-M-0038510/2F (USAF) 24 OCTOBER 1975 MICROCIRCUITS, DIGITAL, TTL, FLIP-FLOPS, MONOLITHIC

More information

MICROCIRCUITS, DIGITAL, BIPOLAR LOW-POWER SCHOTTKY TTL, FLIP-FLOPS, CASCADABLE, MONOLITHIC SILICON. Inactive for new design after 18 April 1997.

MICROCIRCUITS, DIGITAL, BIPOLAR LOW-POWER SCHOTTKY TTL, FLIP-FLOPS, CASCADABLE, MONOLITHIC SILICON. Inactive for new design after 18 April 1997. INCH-POUND MIL-M-38510/301F 4 March 2004 SUPERSEDING MIL-M-38510/301E 14 February 2003 MILITARY SPECIFICATION MICROCIRCUITS, DIGITAL, BIPOLAR LOW-POWER SCHOTTKY TTL, FLIP-FLOPS, CASCADABLE, MONOLITHIC

More information

MILITARY SPECIFICATION MICROCIRCUITS, DIGITAL, BIPOLAR, TTL, DECODERS MONOLITHIC SILICON. Inactive for new design after 7 September 1995.

MILITARY SPECIFICATION MICROCIRCUITS, DIGITAL, BIPOLAR, TTL, DECODERS MONOLITHIC SILICON. Inactive for new design after 7 September 1995. INCH-POUND 16 February 2005 SUPERSEDING MIL-M-38510/10C 3 March 1986 MILITARY SPECIFICATION MICROCIRCUITS, DIGITAL, BIPOLAR, TTL, DECODERS MONOLITHIC SILICON This specification is approved for use by all

More information

MILITARY SPECIFICATION MICROCIRCUITS, DIGITAL, CMOS, STATIC SHIFT REGISTER, MONOLITHIC SILICON, POSITIVE LOGIC

MILITARY SPECIFICATION MICROCIRCUITS, DIGITAL, CMOS, STATIC SHIFT REGISTER, MONOLITHIC SILICON, POSITIVE LOGIC MIITARY SPECIFICATION MICROCIRCUITS, DIGITA, CMOS, STATIC SIFT REGISTER, MONOITIC SIICON, POSITIVE OGIC This specification is approved for use by all Departments and Agencies of the Department of Defense.

More information

Reactivated after 10 Aug and may be used for new and existing designs and acquisitions.

Reactivated after 10 Aug and may be used for new and existing designs and acquisitions. INC-POUND 10 August 2004 SUPERSEDING MI-M-38510/175B 30 April 1984 MIITARY SPECIFICATION MICROCIRCUITS, DIGITA, CMOS, POSITIVE OGIC, FIP-FOPS AND MONOSTABE MUTIVIBRATOR, MONOITIC SIICON Reactivated after

More information

MILITARY SPECIFICATION MICROCIRCUITS, DIGITAL, BIPOLAR, TTL, MONOSTABLE MULTIVIBRATORS, MONOLITHIC SILICON

MILITARY SPECIFICATION MICROCIRCUITS, DIGITAL, BIPOLAR, TTL, MONOSTABLE MULTIVIBRATORS, MONOLITHIC SILICON INCH-POUND MIL-M-38510/12J 22 February 2005 SUPERSEDING MIL-M-38510/12H 16 December 2003 MILITARY SPECIFICATION MICROCIRCUITS, DIGITAL, BIPOLAR, TTL, MONOSTABLE MULTIVIBRATORS, MONOLITHIC SILICON This

More information

MICROCIRCUITS, DIGITAL, LOW-POWER SCHOTTKY TTL, COUNTERS, MONOLITHIC SILICON. Inactive for new design after 18 April 1997.

MICROCIRCUITS, DIGITAL, LOW-POWER SCHOTTKY TTL, COUNTERS, MONOLITHIC SILICON. Inactive for new design after 18 April 1997. INCH-POUND MIL-M-38510/315D 27 October 2003 SUPERSEDING MIL-M-38510/315C 17 JANUARY 1984 MILITARY SPECIFICATION MICROCIRCUITS, DIGITAL, LOW-POWER SCHOTTKY TTL, COUNTERS, MONOLITHIC SILICON This specification

More information

MILITARY SPECIFICATION MICROCIRCUITS, LINEAR, CMOS/ANALOG MULTIPLEXERS/DEMULTIPLEXERS WITH OVERVOLTAGE PROTECTION, MONOLITHIC SILICON, POSITIVE LOGIC

MILITARY SPECIFICATION MICROCIRCUITS, LINEAR, CMOS/ANALOG MULTIPLEXERS/DEMULTIPLEXERS WITH OVERVOLTAGE PROTECTION, MONOLITHIC SILICON, POSITIVE LOGIC INCH-POUND 12 October 2005 SUPERSEDING MIL-M-38510/190C 22 October 1986 MILITARY SPECIFICATION MICROCIRCUITS, LINEAR, CMOS/ANALOG MULTIPLEXERS/DEMULTIPLEXERS WITH OVERVOLTAGE PROTECTION, MONOLITHIC SILICON,

More information

STANDARD MICROCIRCUIT DRAWING MICROCIRCUIT, LINEAR, 4-CHANNEL DIFFERENTIAL, ANALOG MULTIPLEXER, MONOLITHIC SILICON

STANDARD MICROCIRCUIT DRAWING MICROCIRCUIT, LINEAR, 4-CHANNEL DIFFERENTIAL, ANALOG MULTIPLEXER, MONOLITHIC SILICON REVISIONS LTR DESCRIPTION DTE (YR-MO-D) PPROVED Update boilerplate paragraphs to current MIL-PRF-38535 requirements. Delete references to device class M requirements. - ro 12-10-29 C. SFFLE REV REV REV

More information

REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED. A Update to current requirements. Editorial changes throughout. - gap Raymond Monnin

REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED. A Update to current requirements. Editorial changes throughout. - gap Raymond Monnin REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED A Update to current requirements. Editorial changes throughout. - gap 06-10-05 Raymond Monnin Remove class M references. Update drawing to current MIL-PRF-38535

More information

MICROCIRCUITS, DIGITAL, BIPOLAR, ADVANCED SCHOTTKY TTL, DECADE COUNTERS, MONOLITHIC SILICON

MICROCIRCUITS, DIGITAL, BIPOLAR, ADVANCED SCHOTTKY TTL, DECADE COUNTERS, MONOLITHIC SILICON INCH-POUND MIL-M-38510/344A 14 April 2004 SUPERSEDING MIL-M-38510/344 12 June 1986 MILITARY SPECIFICATION MICROCIRCUITS, DIGITAL, BIPOLAR, ADVANCED SCHOTTKY TTL, DECADE COUNTERS, MONOLITHIC SILICON This

More information

MILITARY SPECIFICATION MICROCIRCUITS, DIGITAL, SCHOTTKY TTL, ARITHMETIC LOGIC UNIT / FUNCTION GENERATORS, MONOLITHIC SILICON

MILITARY SPECIFICATION MICROCIRCUITS, DIGITAL, SCHOTTKY TTL, ARITHMETIC LOGIC UNIT / FUNCTION GENERATORS, MONOLITHIC SILICON C OUND MI-M-38510/78 7 September 2005 SUERSED MI-M-38510/78 6 JUNE 1984 MIITRY SECIFICTION MICROCIRCUITS, DIIT, SCOTTKY TT, RITMETIC OIC UNIT / FUNCTION ENERTORS, MONOITIC SIICON This specification is

More information

STANDARD MICROCIRCUIT DRAWING MICROCIRCUIT, LINEAR, PRECISION TIMER, MONOLITHIC SILICON

STANDARD MICROCIRCUIT DRAWING MICROCIRCUIT, LINEAR, PRECISION TIMER, MONOLITHIC SILICON REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED REV REV 15 16 17 REV STATUS REV OF S 1 2 3 4 5 6 7 8 9 10 11 12 13 14 PMIC N/A MICROCIRCUIT DRAWING THIS DRAWING IS AVAILABLE FOR USE BY ALL DEPARTMENTS

More information

REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED. A Delete all match referenced tests as specified under Table I. - ro C.

REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED. A Delete all match referenced tests as specified under Table I. - ro C. REVISIONS LTR DESCRIPTION DTE (YR-MO-D) PPROVED Delete all match referenced tests as specified under Table I. - ro 16-04-04 C. SFFLE REV REV REV STTUS REV OF S 1 2 3 4 5 6 7 8 9 10 11 12 13 14 PMIC N/

More information

STANDARD MICROCIRCUIT DRAWING MICROCIRCUIT, LINEAR, CMOS 8-BIT DAC WITH OUTPUT AMPLIFIER, MONOLITHIC SILICON

STANDARD MICROCIRCUIT DRAWING MICROCIRCUIT, LINEAR, CMOS 8-BIT DAC WITH OUTPUT AMPLIFIER, MONOLITHIC SILICON REVISIONS LTR DESCRIPTION DTE (YR-MO-D) PPROVED Drawing updated to reflect current requirements. - ro 03-01-28 R. MONNIN REV REV REV STTUS REV OF S 1 2 3 4 5 6 7 8 9 10 11 12 PMIC N/ STNDRD MICROCIRCUIT

More information

MILITARY SPECIFICATION MICROCIRCUITS, LINEAR, LOW OFFSET OPERATIONAL AMPLIFIERS, MONOLITHIC SILICON

MILITARY SPECIFICATION MICROCIRCUITS, LINEAR, LOW OFFSET OPERATIONAL AMPLIFIERS, MONOLITHIC SILICON INCH-POUND MIL-M-38510/135G 22 March 2010 SUPERSEDING MIL-M-38510/135F 8 April 2008 MILITARY SPECIFICATION MICROCIRCUITS, LINEAR, LOW OFFSET OPERATIONAL AMPLIFIERS, MONOLITHIC SILICON Reactivated after

More information

REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED. A Changes in accordance with N.O.R R M. A. FRYE

REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED. A Changes in accordance with N.O.R R M. A. FRYE RVISIONS LTR DSCRIPTION DAT (YR-MO-DA) APPROVD A Changes in accordance with N.O.R. 5962-R163-92. 92-03-26 M. A. FRY B Changes in accordance with N.O.R. 5962-R228-94. 94-07-27 M. A. FRY C Drawing updated

More information

REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED. A Drawing updated to reflect current requirements R. MONNIN

REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED. A Drawing updated to reflect current requirements R. MONNIN REVISIONS LTR DESRIPTION DATE (YR-MO-DA) APPROVED A Drawing updated to reflect current requirements. 02-11-20 R. MONNIN B Part of 5 year review update. -rrp 09-06-20 J. RODENBEK Update document paragraphs

More information

NTE74HC173 Integrated Circuit TTL High Speed CMOS, 4 Bit D Type Flip Flop with 3 State Outputs

NTE74HC173 Integrated Circuit TTL High Speed CMOS, 4 Bit D Type Flip Flop with 3 State Outputs NTE74HC173 Integrated Circuit TTL High Speed CMOS, 4 Bit D Type Flip Flop with 3 State Outputs Description: The NTE74HC173 is an high speed 3 State Quad D Type Flip Flop in a 16 Lead DIP type package that

More information

NTE74HC109 Integrated Circuit TTL High Speed CMOS, Dual J K Positive Edge Triggered Flip Flop w/set & Reset

NTE74HC109 Integrated Circuit TTL High Speed CMOS, Dual J K Positive Edge Triggered Flip Flop w/set & Reset NTE74HC109 Integrated Circuit TTL High Speed CMOS, Dual J K Positive Edge Triggered Flip Flop w/set & Reset Description: The NTE74HC109 is a dual J K flip flip with set and reset in a 16 Lead plastic DIP

More information

REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED REV SHEET REV SHEET 15 REV STATUS OF SHEETS SHEET

REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED REV SHEET REV SHEET 15 REV STATUS OF SHEETS SHEET REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED REV REV 15 REV STATUS REV OF S 1 2 3 4 5 6 7 8 9 10 11 12 13 14 PMIC N/A MICROCIRCUIT DRAWING PREPARED BY Greg Cecil CHECKED BY Greg Cecil http://www.landandmaritime.dla.mil/

More information

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

INTEGRATED CIRCUITS. For a complete data sheet, please also download: INTEGRATED CIRCUITS DATA SEET For a complete data sheet, please also download: The IC6 74C/CT/CU/CMOS ogic Family Specifications The IC6 74C/CT/CU/CMOS ogic Package Information The IC6 74C/CT/CU/CMOS ogic

More information

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

INTEGRATED CIRCUITS. For a complete data sheet, please also download: INTEGRATED CIRCUITS DATA SHEET For a complete data sheet, please also download: The IC06 74HC/HCT/HCU/HCMOS ogic Family Specifications The IC06 74HC/HCT/HCU/HCMOS ogic Package Information The IC06 74HC/HCT/HCU/HCMOS

More information

REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED

REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED REVISIONS LTR DESRIPTION DATE (YR-MO-DA) APPROVED A Add conditions of I R = 15 ma for subgroups 2, 3 and make limit changes to the V R / T test as specified under Table I. - ro 11-03-24. SAFFLE B Add device

More information

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

INTEGRATED CIRCUITS. For a complete data sheet, please also download: INTEGRATED CIRCUITS DATA SEET For a complete data sheet, please also download: The IC06 74C/CT/CU/CMOS ogic Family Specifications The IC06 74C/CT/CU/CMOS ogic Package Information The IC06 74C/CT/CU/CMOS

More information

NTE74HC299 Integrated Circuit TTL High Speed CMOS, 8 Bit Universal Shift Register with 3 State Output

NTE74HC299 Integrated Circuit TTL High Speed CMOS, 8 Bit Universal Shift Register with 3 State Output NTE74HC299 Integrated Circuit TTL High Speed CMOS, 8 Bit Universal Shift Register with 3 State Output Description: The NTE74HC299 is an 8 bit shift/storage register with three state bus interface capability

More information

Case Outline(s). The case outlines shall be designated in Mil-Std-1835 and as follows:

Case Outline(s). The case outlines shall be designated in Mil-Std-1835 and as follows: +SCOPE: TTL COMPATIBLE CMOS ANALOG SWITCHES Device Type Generic Number 0 DG300A(x)/883B 02 DG30A(x)/883B 03 DG302A(x)/883B 04 DG303A(x)/883B Case Outline(s). The case outlines shall be designated in Mil-Std-835

More information

74LVC823A 9-bit D-type flip-flop with 5-volt tolerant inputs/outputs; positive-edge trigger (3-State)

74LVC823A 9-bit D-type flip-flop with 5-volt tolerant inputs/outputs; positive-edge trigger (3-State) INTEGRATED CIRCUITS inputs/outputs; positive-edge trigger (3-State) 1998 Sep 24 FEATURES 5-volt tolerant inputs/outputs, for interfacing with 5-volt logic Supply voltage range of 2.7V to 3.6V Complies

More information

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

INTEGRATED CIRCUITS. For a complete data sheet, please also download: INTEGRATED CIRCUITS DATA SEET For a complete data sheet, please also download: The IC06 74C/CT/CU/CMOS ogic Family Specifications The IC06 74C/CT/CU/CMOS ogic Package Information The IC06 74C/CT/CU/CMOS

More information

REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED. C Update boilerplate paragraph to current MIL-PRF requirements. - ro C.

REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED. C Update boilerplate paragraph to current MIL-PRF requirements. - ro C. REVISIONS LTR DESRIPTION DATE (YR-MO-DA) APPROVED A B Add device types 04, 05, and 06. Add case outlines D and H. Make changes to 1.3, table I, and figure 1. Replaced reference to MIL-STD-973 with reference

More information

REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED. A Changes in accordance with NOR 5962-R Monica L.

REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED. A Changes in accordance with NOR 5962-R Monica L. REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED A Changes in accordance with NOR 5962-R020-98. 98-01-22 Monica L. Poelking Updated boilerplate and Appendix A. Editorial changes throughout. - tmh 00-05-09

More information

MM74HC574 3-STATE Octal D-Type Edge-Triggered Flip-Flop

MM74HC574 3-STATE Octal D-Type Edge-Triggered Flip-Flop 3-STATE Octal D-Type Edge-Triggered Flip-Flop General Description The MM74HC574 high speed octal D-type flip-flops utilize advanced silicon-gate P-well CMOS technology. They possess the high noise immunity

More information

throughout. --les. Raymond Monnin H Update to reflect latest changes in format and requirements. Correct

throughout. --les. Raymond Monnin H Update to reflect latest changes in format and requirements. Correct REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED C Convert to military drawing format. Case E inactive for new design. Change V IL, t PLH1, t PHL1, and t PLH2. Delete minimum limits from I IL and propagation

More information

74HC574; 74HCT574. Octal D-type flip-flop; positive edge-trigger; 3-state

74HC574; 74HCT574. Octal D-type flip-flop; positive edge-trigger; 3-state Rev. 7 4 March 2016 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The is an 8-bit positive-edge triggered D-type flip-flop with 3-state outputs. The device

More information

REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED SIZE A

REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED SIZE A REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED A Changes in accordance with NOR 5962-R015-98. 98-01-07 Monica L. Poelking Update boilerplate to MIL-PRF-38535 and updated appendix A. Editorial changes

More information

Device Type Generic Number Circuit Function 01 DG406A(x)/883B 16-Channel Analog Multiplexer 02 DG407A(x)/883B Dual 8-Channel Analog Multiplexer

Device Type Generic Number Circuit Function 01 DG406A(x)/883B 16-Channel Analog Multiplexer 02 DG407A(x)/883B Dual 8-Channel Analog Multiplexer SCOPE: IMPROVED 6-CHANNEL/DUAL 8-CHANNEL, HIGH PERFORMANCE CMOS ANALOG MULTIPLEXER Device Type Generic Number Circuit Function 0 DG406A(x)/883B 6-Channel Analog Multiplexer DG407A(x)/883B Dual 8-Channel

More information

Case Outline(s). The case outlines shall be designated in Mil-Std-1835 and as follows:

Case Outline(s). The case outlines shall be designated in Mil-Std-1835 and as follows: SCOPE: QUAD, SPST, HIGH SPEED ANALOG SWITCH Device Type Generic Number SMD Number DG44A(x)/883B 56-04MC DG44A(x)/883B 56-04MC Case Outline(s). The case outlines shall be designated in Mil-Std-835 and as

More information

MM74HC374 3-STATE Octal D-Type Flip-Flop

MM74HC374 3-STATE Octal D-Type Flip-Flop 3-STATE Octal D-Type Flip-Flop General Description The MM74HC374 high speed Octal D-Type Flip-Flops utilize advanced silicon-gate CMOS technology. They possess the high noise immunity and low power consumption

More information

REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED

REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED EVISIONS LT DESCIPTION DATE (Y-MO-DA) APPOVED H J K Add vendors CAGE 07933, 04713, and 27014. Add device type 02. Inactive case D for new design. Change input offset current limit for +25 C. Change group

More information

MM74HCT573 MM74HCT574 Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop

MM74HCT573 MM74HCT574 Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop February 1990 Revised May 1999 MM74HCT573 MM74HCT574 Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop General Description The MM74HCT573 octal D-type latches and MM74HCT574 octal D-type flip-flop advanced

More information

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

INTEGRATED CIRCUITS. For a complete data sheet, please also download: INTEGRATED CIRCUITS DATA SEET For a complete data sheet, please also download: The IC0 74C/CT/CU/CMOS Logic Family Specifications The IC0 74C/CT/CU/CMOS Logic Package Information The IC0 74C/CT/CU/CMOS

More information

74LV373 Octal D-type transparent latch (3-State)

74LV373 Octal D-type transparent latch (3-State) INTEGRATED CIRCUITS 74V373 Supersedes data of 1997 March 04 IC24 Data andbook 1998 Jun 10 74V373 FEATURES Wide operating voltage: 1.0 to 5.5V Optimized for ow Voltage applications: 1.0V to 3.6V Accepts

More information

MM74HC74A Dual D-Type Flip-Flop with Preset and Clear

MM74HC74A Dual D-Type Flip-Flop with Preset and Clear MM74HC74A Dual D-Type Flip-Flop with Preset and Clear General Description The MM74HC74A utilizes advanced silicon-gate CMOS technology to achieve operating speeds similar to the equivalent LS-TTL part.

More information

MM74HC175 Quad D-Type Flip-Flop With Clear

MM74HC175 Quad D-Type Flip-Flop With Clear Quad D-Type Flip-Flop With Clear General Description The MM74HC175 high speed D-type flip-flop with complementary outputs utilizes advanced silicon-gate CMOS technology to achieve the high noise immunity

More information

DLA LAND AND MARITIME COLUMBUS, OHIO TITLE MICROCIRCUIT, LINEAR, CMOS SPDT SWITCH, MONOLITHIC SILICON REVISIONS

DLA LAND AND MARITIME COLUMBUS, OHIO TITLE MICROCIRCUIT, LINEAR, CMOS SPDT SWITCH, MONOLITHIC SILICON REVISIONS REVISIONS LTR DESCRIPTION DTE PPROVED Prepared in accordance with SME Y14.24 Vendor item drawing REV PGE REV PGE REV STTUS OF PGES REV PGE 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 PMIC N/ PREPRED BY RICK OFFICER

More information

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

INTEGRATED CIRCUITS. For a complete data sheet, please also download: INTEGRATED CIRCUITS DATA SEET For a complete data sheet, please also download: The IC0 74C/CT/CU/CMOS ogic Family Specifications The IC0 74C/CT/CU/CMOS ogic Package Information The IC0 74C/CT/CU/CMOS ogic

More information

MM74HC175 Quad D-Type Flip-Flop With Clear

MM74HC175 Quad D-Type Flip-Flop With Clear Quad D-Type Flip-Flop With Clear General Description The MM74HC175 high speed D-type flip-flop with complementary outputs utilizes advanced silicon-gate CMOS technology to achieve the high noise immunity

More information

54AC174/54ACT174 Hex D Flip-Flop with Master Reset

54AC174/54ACT174 Hex D Flip-Flop with Master Reset 54AC174/54ACT174 Hex D Flip-Flop with Master Reset General Description The AC/ ACT174 is a high-speed hex D flip-flop. The device is used primarily as a 6-bit edge-triggered storage register. The information

More information

MILITARY SPECIFICATION MICROCIRCUITS, LINEAR, 8 BIT, DIGITAL-TO-ANALOG CONVERTERS, MONOLITHIC SILICON

MILITARY SPECIFICATION MICROCIRCUITS, LINEAR, 8 BIT, DIGITAL-TO-ANALOG CONVERTERS, MONOLITHIC SILICON NCHPOUND October, 2011 SUPERSEDNG MLM8510/11B 21 June 2005 MLTARY SPECFCATON MCROCRCUTS, LNEAR, 8 BT, DGTALTOANALOG CONVERTERS, MONOLTHC SLCON This specification is approved for use by all Departments

More information

REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED R. HEBER devices back to the document. - ro

REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED R. HEBER devices back to the document. - ro REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED A B Change the location of footnote 2/ under Table IIA in accordance with N.O.R. 5962-R038-97. Add case outline X, paragraph 1.5, and radiation hardened

More information

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

INTEGRATED CIRCUITS. For a complete data sheet, please also download: INTEGRATED CIRCUITS DATA SEET F a complete data sheet, please also download: The IC6 74C/CT/CU/CMOS ogic Family Specifications The IC6 74C/CT/CU/CMOS ogic Package Infmation The IC6 74C/CT/CU/CMOS ogic

More information

MM74HCT373 MM74HCT374 3-STATE Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop

MM74HCT373 MM74HCT374 3-STATE Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop MM74HCT373 MM74HCT374 3-STATE Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop General Description The MM74HCT373 octal D-type latches and MM74HCT374 Octal D-type flip flops advanced silicon-gate CMOS

More information

NC7SZ374 TinyLogic UHS D-Type Flip-Flop with 3-STATE Output

NC7SZ374 TinyLogic UHS D-Type Flip-Flop with 3-STATE Output May 1998 Revised October 2004 NC7SZ374 TinyLogic UHS D-Type Flip-Flop with 3-STATE Output General Description The NC7SZ374 is a single positive edge-triggered D-type CMOS Flip-Flop with 3-STATE output

More information

74LV74 Dual D-type flip-flop with set and reset; positive-edge trigger

74LV74 Dual D-type flip-flop with set and reset; positive-edge trigger INTEGRATED IRUITS positive-edge trigger Supersedes data of 1996 Nov 07 I24 Data andbook 1998 Apr 20 FEATURES Wide operating voltage: 1.0 to 5.5V Optimized for ow Voltage applications: 1.0 to 3.6V Accepts

More information

MICROCIRCUIT, HYBRID, CMOS, LINEAR, ANALOG MULTIPLEXER, 64 CHANNEL, +3.3 TO +5 VOLT

MICROCIRCUIT, HYBRID, CMOS, LINEAR, ANALOG MULTIPLEXER, 64 CHANNEL, +3.3 TO +5 VOLT REVISIONS LTR DESCRIPTION DTE (YR-MO-D) PPROVED REV REV 15 16 17 18 19 20 REV STTUS REV OF S 1 2 3 4 5 6 7 8 9 10 11 12 13 14 PMIC N/ STNDRD MICROCIRCUIT DRWING THIS DRWING IS VILBLE FOR USE BY LL DEPRTMENTS

More information

74LVC574A Octal D-type flip-flop with 5-volt tolerant inputs/outputs; positive edge-trigger (3-State)

74LVC574A Octal D-type flip-flop with 5-volt tolerant inputs/outputs; positive edge-trigger (3-State) INTEGRATED CIRCUITS inputs/outputs; positive edge-trigger (3-State) 1998 Jul 29 FEATURES 5-volt tolerant inputs/outputs, for interfacing with 5-volt logic Supply voltage range of 2.7 to 3.6 Complies with

More information

UT54ACS2S99S Dual, Sequential, ManyGate Configurable Logic Gate Datasheet May 2016 The most important thing we build is trust

UT54ACS2S99S Dual, Sequential, ManyGate Configurable Logic Gate Datasheet May 2016 The most important thing we build is trust Standard Products UT54ACSS99S Dual, Sequential, ManyGate Configurable ogic Gate Datasheet May 016 The most important thing we build is trust Features Voltage Supply: 3.0V to 5.5V Advanced CMOS technology

More information

INTEGRATED CIRCUITS. 74LV stage binary ripple counter. Product specification 1998 Jun 23 IC24 Data Handbook

INTEGRATED CIRCUITS. 74LV stage binary ripple counter. Product specification 1998 Jun 23 IC24 Data Handbook INTEGRATED CIRCUITS 1998 Jun 23 IC24 Data Handbook FEATURES Optimized for Low Voltage applications: 1.0 to 5.5V Accepts TTL input levels between V CC = 2.7V and V CC = 3.6V Typical V OLP (output ground

More information

74HC General description. 2. Features. Octal D-type flip-flop; positive-edge trigger; 3-state; inverting

74HC General description. 2. Features. Octal D-type flip-flop; positive-edge trigger; 3-state; inverting Rev. 03 11 November 2004 Product data sheet 1. General description 2. Features The is a high-speed Si-gate CMOS device and is pin compatible with low-power Schottky TTL (LSTTL). The is specified in compliance

More information

MM74HCT573 MM74HCT574 Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop

MM74HCT573 MM74HCT574 Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop February 1990 Revised May 2005 MM74HCT573 MM74HCT574 Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop General Description The MM74HCT573 octal D-type latches and MM74HCT574 octal D-type flip-flop advanced

More information

8-bit binary counter with output register; 3-state

8-bit binary counter with output register; 3-state Rev. 01 30 March 2005 Product data sheet 1. General description 2. Features 3. Quick reference data The is a high-speed Si-gate CMOS device and is pin compatible with Low power Schottky TTL (LSTTL). It

More information

onlinecomponents.com

onlinecomponents.com 54AC299 54ACT299 8-Input Universal Shift/Storage Register with Common Parallel I/O Pins General Description The AC/ ACT299 is an 8-bit universal shift/storage register with TRI-STATE outputs. Four modes

More information

MILITARY SPECIFICATION MICROCIRCUITS, DIGITAL, CMOS 4096 BIT STATIC RANDOM ACCESS MEMORY (RAM) MONOLITHIC SILICON

MILITARY SPECIFICATION MICROCIRCUITS, DIGITAL, CMOS 4096 BIT STATIC RANDOM ACCESS MEMORY (RAM) MONOLITHIC SILICON INCH POUND 23 JANUARY 2006 SUPERSEDING MIL-M-38510/289 4 DECEMBER 1986 MILITARY SPECIFICATION MICROCIRCUITS, DIGITAL, CMOS 4096 BIT STATIC RANDOM ACCESS MEMORY (RAM) MONOLITHIC SILICON This specification

More information

INTEGRATED CIRCUITS. 74LV273 Octal D-type flip-flop with reset; positive-edge trigger. Product specification 1997 Apr 07 IC24 Data Handbook

INTEGRATED CIRCUITS. 74LV273 Octal D-type flip-flop with reset; positive-edge trigger. Product specification 1997 Apr 07 IC24 Data Handbook INTEGRATED CIRCUITS Octal D-type flip-flop with reset; positive-edge trigger 1997 Apr 07 IC24 Data Handbook FEATURES Wide operating voltage: 1.0 to 5.5V Optimized for Low Voltage applications: 1.0 to 3.6V

More information

DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO TITLE MICROCIRCUIT, DIGITAL, DUAL RETRIGGERABLE MONOSTABLE MULTIVIBRATOR, MONOLITHIC SILICON REVISIONS

DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO TITLE MICROCIRCUIT, DIGITAL, DUAL RETRIGGERABLE MONOSTABLE MULTIVIBRATOR, MONOLITHIC SILICON REVISIONS REVISIONS LTR DESCRIPTION DTE PPROVED Update boilerplate to current MIL-PRF-38535 requirements. - PHN 14-06-24 Thomas M. Hess CURRENT DESIGN CTIVITY CGE CODE HS CHNGED NMES TO: DL LND ND MRITIME 43218-3990

More information

74LCX112 Low Voltage Dual J-K Negative Edge-Triggered Flip-Flop with 5V Tolerant Inputs

74LCX112 Low Voltage Dual J-K Negative Edge-Triggered Flip-Flop with 5V Tolerant Inputs June 1998 Revised February 2001 74LCX112 Low oltage Dual J-K Negative Edge-Triggered Flip-Flop with 5 Tolerant Inputs General Description The LCX112 is a dual J-K flip-flop. Each flip-flop has independent

More information

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below. Important notice Dear Customer, On 7 February 27 the former NP Standard Product business became a new company with the tradename Nexperia. Nexperia is an industry leading supplier of Discrete, ogic and

More information

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

INTEGRATED CIRCUITS. For a complete data sheet, please also download: INTEGRATED CIRCUITS DATA SEET F a complete data sheet, please also download: The IC06 74C/CT/CU/CMOS ogic Family Specifications The IC06 74C/CT/CU/CMOS ogic Package Infmation The IC06 74C/CT/CU/CMOS ogic

More information

MM74HC164 8-Bit Serial-in/Parallel-out Shift Register

MM74HC164 8-Bit Serial-in/Parallel-out Shift Register 8-Bit Serial-in/Parallel-out Shift Register General Description Ordering Code: September 1983 Revised February 1999 The MM74HC164 utilizes advanced silicon-gate CMOS technology. It has the high noise immunity

More information

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

INTEGRATED CIRCUITS. For a complete data sheet, please also download: INTEGRATED CIRCUITS DATA SHEET For a complete data sheet, please also download: The IC6 74HC/HCT/HCU/HCMOS ogic Family Specifications The IC6 74HC/HCT/HCU/HCMOS ogic Package Information The IC6 74HC/HCT/HCU/HCMOS

More information

MM74HC161 MM74HC163 Synchronous Binary Counter with Asynchronous Clear Synchronous Binary Counter with Synchronous Clear

MM74HC161 MM74HC163 Synchronous Binary Counter with Asynchronous Clear Synchronous Binary Counter with Synchronous Clear September 1983 Revised February 1999 MM74HC161 MM74HC163 Synchronous Binary Counter with Asynchronous Clear Synchronous Binary Counter with Synchronous Clear General Description The MM74HC161 and MM74HC163

More information

74LCX16374 Low Voltage 16-Bit D-Type Flip-Flop with 5V Tolerant Inputs and Outputs

74LCX16374 Low Voltage 16-Bit D-Type Flip-Flop with 5V Tolerant Inputs and Outputs 74LCX16374 Low oltage 16-Bit D-Type Flip-Flop with 5 Tolerant Inputs and Outputs General Description The LCX16374 contains sixteen non-inverting D-type flip-flops with 3-STATE outputs and is intended for

More information

MM74HC573 3-STATE Octal D-Type Latch

MM74HC573 3-STATE Octal D-Type Latch MM74HC573 3-STATE Octal D-Type Latch General Description The MM74HC573 high speed octal D-type latches utilize advanced silicon-gate P-well CMOS technology. They possess the high noise immunity and low

More information

STANDARD MICROCIRCUIT DRAWING. MICROCIRCUIT, DIGITAL-LINEAR, BiCMOS, RADIATION HARDENED, NON-INVERTING QUAD DRIVER, MONOLITHIC SILICON

STANDARD MICROCIRCUIT DRAWING. MICROCIRCUIT, DIGITAL-LINEAR, BiCMOS, RADIATION HARDENED, NON-INVERTING QUAD DRIVER, MONOLITHIC SILICON REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED A Add a footnote and make clarification changes to SET as specified under 1.5 and Table I. Add T C = +25 C to SEL, SE, and SET as specified under 1.5

More information

74LV393 Dual 4-bit binary ripple counter

74LV393 Dual 4-bit binary ripple counter INTEGRATED CIRCUITS Supersedes data of 1997 Mar 04 IC24 Data Handbook 1997 Jun 10 FEATURES Optimized for Low Voltage applications: 1.0 to.6v Accepts TTL input levels between V CC = 2.7V and V CC =.6V Typical

More information

NL27WZ126. Dual Buffer with 3 State Outputs. The NL27WZ126 is a high performance dual noninverting buffer operating from a 1.65 V to 5.5 V supply.

NL27WZ126. Dual Buffer with 3 State Outputs. The NL27WZ126 is a high performance dual noninverting buffer operating from a 1.65 V to 5.5 V supply. Dual Buffer with 3 State Outputs The NL27WZ126 is a high performance dual noninverting buffer operating from a 1.65 to 5.5 supply. Features Extremely igh Speed: t PD 2.6 ns (typical) at = 5.0 Designed

More information

Synchronous 4 Bit Counters; Binary, Direct Reset

Synchronous 4 Bit Counters; Binary, Direct Reset Synchronous 4 Bit Counters; Binary, Direct Reset This synchronous, presettable counter features an internal carry look-ahead for application in high-speed counting designs. Synchronous operation is provided

More information

MM74C90 MM74C93 4-Bit Decade Counter 4-Bit Binary Counter

MM74C90 MM74C93 4-Bit Decade Counter 4-Bit Binary Counter 4-Bit Decade Counter 4-Bit Binary Counter General Description The MM74C90 decade counter and the MM74C93 binary counter and complementary MOS (CMOS) integrated circuits constructed with N- and P-channel

More information

REVISIONS. A Changes made in accordance with NOR 5962-R thl Raymond L. Monnin

REVISIONS. A Changes made in accordance with NOR 5962-R thl Raymond L. Monnin REVISIONS LTR ESCRIPTION ATE (YR-MO-A) APPROVE A Changes made in accordance with NOR 5962-R066-98. - thl 98-03-25 Raymond L. Monnin B Add device class T criteria. Editorial changes throughout. - jak 98-12-07

More information

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

INTEGRATED CIRCUITS. For a complete data sheet, please also download: INTEGRATED CIRCUITS DATA SEET For a complete data sheet, please also download: The IC6 74C/CT/CU/CMOS ogic Family Specifications The IC6 74C/CT/CU/CMOS ogic Package Information The IC6 74C/CT/CU/CMOS ogic

More information

CD74HC109, CD74HCT109

CD74HC109, CD74HCT109 Data sheet acquired from Harris Semiconductor SCHS140 March 1998 CD74HC109, CD74HCT109 Dual J-K Flip-Flop with Set and Reset Positive-Edge Trigger [ /Title (CD74H C109, CD74H CT109) /Subject Dual J- Fliplop

More information

MM74C175 Quad D-Type Flip-Flop

MM74C175 Quad D-Type Flip-Flop Quad D-Type Flip-Flop General Description The MM74C175 coists of four positive-edge triggered D- type flip-flops implemented with monolithic CMOS technology. Both are true and complemented outputs from

More information

UNISONIC TECHNOLOGIES CO., LTD

UNISONIC TECHNOLOGIES CO., LTD U74C563 UNISONIC TECNOOGIES CO., TD OCTA TRANSPARENT D-TYPE ATCES WIT 3-STATE OUTPUTS DESCRIPTION The U74C563 is a octal traparent D-TYPE latches with 3-state outputs. When the latch-enable (E) is high,

More information

74LCX16374 Low Voltage 16-Bit D-Type Flip-Flop with 5V Tolerant Inputs and Outputs

74LCX16374 Low Voltage 16-Bit D-Type Flip-Flop with 5V Tolerant Inputs and Outputs 74LCX16374 Low oltage 16-Bit D-Type Flip-Flop with 5 Tolerant Inputs and Outputs General Description The LCX16374 contains sixteen non-inverting D-type flip-flops with 3-STATE outputs and is intended for

More information

MM74HC574 3-STATE Octal D-Type Edge-Triggered Flip-Flop

MM74HC574 3-STATE Octal D-Type Edge-Triggered Flip-Flop MM74HC574 3-STATE Octal D-Type Edge-Triggered Flip-Flop General Description The MM74HC574 high speed octal D-type flip-flops utilize advanced silicon-gate P-well CMOS technology. They possess the high

More information

CMOS HIGHSPEED 8-BIT A/D CONVERTER WITH TRACK AND HOLD. Case Outline(s). The case outlines shall be designated in Mil-Std-1835 and as follows:

CMOS HIGHSPEED 8-BIT A/D CONVERTER WITH TRACK AND HOLD. Case Outline(s). The case outlines shall be designated in Mil-Std-1835 and as follows: SCOPE: CMOS HIGHSPEED 8-BIT A/D CONVERTER WITH TRACK AND HOLD Device Type Generic Number 01 MX7824T(x)/883B 02 MX7824U(x)/883B Case Outline(s). The case outlines shall be designated in Mil-Std-1835 and

More information

MM54HC175 MM74HC175 Quad D-Type Flip-Flop With Clear

MM54HC175 MM74HC175 Quad D-Type Flip-Flop With Clear MM54HC175 MM74HC175 Quad D-Type Flip-Flop With Clear General Description This high speed D-TYPE FLIP-FLOP with complementary outputs utilizes advanced silicon-gate CMOS technology to achieve the high noise

More information

CD40174BC CD40175BC Hex D-Type Flip-Flop Quad D-Type Flip-Flop

CD40174BC CD40175BC Hex D-Type Flip-Flop Quad D-Type Flip-Flop Hex D-Type Flip-Flop Quad D-Type Flip-Flop General Description The CD40174BC consists of six positive-edge triggered D- type flip-flops; the true outputs from each flip-flop are externally available. The

More information

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below. Important notice Dear Customer, On 7 February 2017 the former NXP Standard Product business became a new company with the tradename Nexperia. Nexperia is an industry leading supplier of Discrete, ogic

More information

Octal buffer/line driver (3-State)

Octal buffer/line driver (3-State) FEATURES Octal bus interface Functio similar to the ABT4 Provides ideal interface and increases fan-out of MOS Microprocessors Efficient pinout to facilitate PC board layout 3-State buffer outputs sink

More information

Dual D Flip-Flop with Set and Reset High-Speed Silicon-Gate CMOS

Dual D Flip-Flop with Set and Reset High-Speed Silicon-Gate CMOS TECHNICAL DATA IN74ACT74 Dual D Flip-Flop with Set and Reset High-Speed Silicon-Gate CMOS The IN74ACT74 is identical in pinout to the LS/ALS74, HC/HCT74. The IN74ACT74 may be used as a level converter

More information

74LVC573 Octal D-type transparent latch (3-State)

74LVC573 Octal D-type transparent latch (3-State) INTEGRATED CIRCUITS 74VC573 Supersedes data of February 1996 IC24 Data andbook 1997 Mar 12 74VC573 FEATURES Wide supply voltage range of 1.2V to 3.6V In accordance with JEDEC standard no. 8-1A Inputs accept

More information

MM74HC373 3-STATE Octal D-Type Latch

MM74HC373 3-STATE Octal D-Type Latch 3-STATE Octal D-Type Latch General Description The MM74HC373 high speed octal D-type latches utilize advanced silicon-gate CMOS technology. They possess the high noise immunity and low power consumption

More information

74VHC08; 74VHCT08. The 74VHC08; 74VHCT08 provide the quad 2-input AND function.

74VHC08; 74VHCT08. The 74VHC08; 74VHCT08 provide the quad 2-input AND function. Rev. 0 30 June 2009 Product data sheet. General description 2. Features 3. Ordering information The are high-speed Si-gate CMOS devices and are pin compatible with Low-power Schottky TTL (LSTTL). They

More information

74ACT825 8-Bit D-Type Flip-Flop

74ACT825 8-Bit D-Type Flip-Flop 8-Bit D-Type Flip-Flop General Description The ACT825 is an 8-bit buffered register. They have Clock Enable and Clear features which are ideal for parity bus interfacing in high performance microprogramming

More information

UNISONIC TECHNOLOGIES CO., LTD U74HC164

UNISONIC TECHNOLOGIES CO., LTD U74HC164 UNISONIC TECHNOLOGIES CO., LTD 8-BIT SERIAL-IN AND PARALLEL-OUT SHIFT REGISTER DIP-14 DESCRIPTION The is an 8-bit edge-triggered shift registers with serial input and parallel output. A LOW-to-HIGH transition

More information

NTE74HC165 Integrated Circuit TTL High Speed CMOS, 8 Bit Parallel In/Serial Out Shift Register

NTE74HC165 Integrated Circuit TTL High Speed CMOS, 8 Bit Parallel In/Serial Out Shift Register NTE74HC165 Integrated Circuit TTL High Speed CMOS, 8 Bit Parallel In/Serial Out Shift Register Description: The NTE74HC165 is an 8 bit parallel in/serial out shift register in a 16 Lead DIP type package

More information

74HC123; 74HCT123. Dual retriggerable monostable multivibrator with reset

74HC123; 74HCT123. Dual retriggerable monostable multivibrator with reset Product data sheet 1. General description 2. Features The are high-speed Si-gate CMOS devices and are pin compatible with Low-power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard

More information

74HC4040; 74HCT stage binary ripple counter. Each counter stage is a static toggle flip-flop.

74HC4040; 74HCT stage binary ripple counter. Each counter stage is a static toggle flip-flop. Rev. 03 14 September 2005 Product data sheet 1. General description 2. Features 3. pplications 4. uick reference data he are high-speed Si-gate CMOS devices and are pin compatible with the HEF4040B series.

More information