MILITARY SPECIFICATION MICROCIRCUITS, LINEAR, 8 BIT, DIGITAL-TO-ANALOG CONVERTERS, MONOLITHIC SILICON

Size: px
Start display at page:

Download "MILITARY SPECIFICATION MICROCIRCUITS, LINEAR, 8 BIT, DIGITAL-TO-ANALOG CONVERTERS, MONOLITHIC SILICON"

Transcription

1 NCHPOUND October, 2011 SUPERSEDNG MLM8510/11B 21 June 2005 MLTARY SPECFCATON MCROCRCUTS, LNEAR, 8 BT, DGTALTOANALOG CONVERTERS, MONOLTHC SLCON This specification is approved for use by all Departments and Agencies of the Department of Defense. Reactivated for new design as of 10 February May be used for either new or existing design acquisition. The requirements for acquiring the product herein shall consist of this specification sheet and MLPRF SCOPE 1.1 Scope. This specification covers the detail requirements for monolithic silicon, 8 bit, digitaltoanalog converters. Two product assurance classes and a choice of case outlines and lead finishes are provided for each type and are reflected in the complete part number. For this product, the requirements of MLM8510 have been superseded by MLPRF855, (see Part or dentifying Number (PN. The PN is in accordance with MLPRF855, and as specified herein Device types. The device types are as follows: Device type Circuit 01 D/A Converter, 8 bit, 0.19% linearity 02 D/A Converter, 8 bit, 0.11% linearity Device class. The device class is the product assurance level as defined in MLPRF Case outline. The case outlines are as designated in 185 and as follows: Outline letter Descriptive designator Terminals Package style E GDP1T16 or CDP2T16 16 Dualinline 1. Absolute maximum ratings. Supply voltage [V CC CC]... 6 Vdc Voltage, digital input to negative supply [V logic CC]... 0 to 6 Vdc Voltage, logic control LC... V CC to V CC Reference voltage input 14, V V CC to V CC Reference input current ( ma Reference input differential voltage [ 14 V 15]... ±18 Vdc Lead temperature (soldering, 60 sec C. Junction temperature (T J C Storage temperature C to 150 C Comments, suggestions, or questions on this document should be addressed to: DLA Land Maritime, ATTN: DLA Land Maritime VAS, P.O. Box 990, Columbus, OH , or ed to linear@dscc.dla.mil. Since contact information can change, you may want to verify the currency of this address information using the ASSST Online database at AMSC N/A C 5962

2 1.4 Recommended operating conditions. Supply voltage range... ±5 Vdc to ±15 Vdc 1/ 2/ Ambient temperature range C to 125 C 1.5 Power and thermal characteristics. Case outline Package Maximum allowable maximum θ JC maximum θ JA power dissipation E Dualinline 400 T A = 125 C 5 C/W 120 C/W 2. APPLCABLE DOCUMENTS 2.1 General. The documents listed in this section are specified in sections, 4, or 5 of this specification. This section does not include documents cited in other sections of this specification or recommended for additional information or as examples. While every effort has been made to ensure the completeness of this list, document users are cautioned that they must meet all specified requirements of documents cited in sections, 4, or 5 of this specification, whether or not they are listed. 2.2 Government documents Specifications, standards, and handbooks. The following specifications and standards form a part of this specification to the extent specified herein. Unless otherwise specified, the issues of these documents are those listed in the solicitation or contract. DEPARTMENT OF DEFENSE SPECFCATONS MLPRF855 ntegrated Circuits, Manufacturing, General Specification for. DEPARTMENT OF DEFENSE STANDARDS Test Method Standard for Microelectronics. nterface Standard Electronic Component Case Outlines. (Copies of these documents are available online at or from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA Order of precedence. n the event of a conflict between the text of this specification and the references cited herein the text of this document shall takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.. REQUREMENTS.1 Qualification. Microcircuits furnished under this specification shall be products that are manufactured by a manufacturer authorized by the qualifying activity for listing on the applicable qualified manufacturers list before contract award (see 4. and tem requirements. The individual item requirements shall be in accordance with MLPRF855 and as specified herein or as modified in the device manufacturer's Quality Management (QM plan. The modification in the QM plan shall not affect the form, fit, or function as described herein.. Design, construction, and physical dimensions. The design, construction, and physical dimensions shall be as specified in MLPRF855 and herein. 1/ A slight degradation in linearity can occur when the supply is near the ±5 V end of the recommended operating range. 2/ Sequence of power supply turnon must be V CC prior to V CC unless the positive supply has current limiting resistance of 100 Ω ±10%. f a current limiting resistance is used, a slight degradation in linearity will occur. 2

3 ..1 Terminal connections and functional block diagram. The terminal connections and functional block diagram shall be as specified on figure Schematic circuits. The schematic circuits shall be maintained by the manufacturer and made available to the qualifying activity and the preparing activity upon request... Case outlines. The case outlines shall be as specified in Lead material and finish. The lead material and finish shall be in accordance with MLPRF855 (see Electrical performance characteristics. The electrical performance characteristics are as specified in table, and apply over the full recommended ambient operating temperature range, unless otherwise specified..6 Electrical test requirements. Electrical test requirements for each device class shall be the subgroups specified in table. The electrical tests for each subgroup are described in table..7 Marking. Marking shall be in accordance with MLPRF Microcircuit group assignment. The devices covered by this specification shall be in microcircuit group number 56 (see MLPRF855, appendix A. 4. VERFCATON. 4.1 Sampling and inspection. Sampling and inspection procedures shall be in accordance with MLPRF855 or as modified in the device manufacturer s Quality Management (QM plan. The modification in the QM plan shall not effect the form, fit, or function as function as described herein. 4.2 Screening. Screening shall be in accordance with MLPRF855, and shall be conducted on all devices prior to qualification and quality conformance inspection. The following additional criteria shall apply: a. The burnin test duration, test condition, and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MLPRF855. The burnin test circuit shall be maintained under document control by the device manufacturer's Technology Review Board (TRB in accordance with MLPRF855 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015 of 88. NOTE: f accelerated hightemperature test conditions are used, the device manufacturer shall ensure that at least 85 percent of the applied voltage is dropped across the device at temperature. The device is not considered functional under accelerated test conditions. b. nterim and final electrical test parameters shall be as specified in table, except interim electrical parameters test prior to burnin is optional at the discretion of the manufacturer. c. Additional screening for space level product shall be as specified in MLPRF Qualification inspection. Qualification inspection shall be in accordance with MLPRF Technology Conformance inspection (TC. Technology conformance inspection shall be in accordance with MLPRF855 and herein for groups A, B, C, and D inspections (see through

4 TABLE. Electrical performance characteristics. Characteristics Symbol Conditions 1/ 55 C T A 125 C (table and figures 2,, and 4 unless otherwise indicated Device type Min Max Units Supply current from V CC CC All input bits high All ma Supply current from CC All input bits high All ma V CC Full scale current All input bits high, ma Measure O All input bits low, Measure O ma Zero scale current ZS All input bits low, measure O µa Power supply sensitivity from V CC Power supply sensitivity from V CC Power supply sensitivity from V CC Power supply sensitivity from V CC ZS All input bits high, measure O µa P SS 1 All input bits high, measure O All µa V CC = 4.5 V to 5.5 V, V CC = 18 V PSS 1 All input bits low, measure O All µa V CC = 4.5 V to 5.5 V, V CC = 18 V P SS 2 All input bits high, measure O All µa V CC = 12 V to 18 V, V CC = 18 V PSS 2 All input bits low, measure O All µa V CC = 12 V to 18 V, V CC = 18 V P SS 1 All input bits high, measure O All µa V CC = 18 V, V CC = 12 V to 18 V PSS 1 All input bits low, measure O All µa V CC = 18 V, V CC = 12 V to 18 V P SS 2 All input bits high, measure O All µa V CC = 18 V, V CC = 4.5 V to 5.5 V, REF = 1 ma PSS 2 All input bits low, measure O, V CC = 18 V, V CC = 4.5 V to 5.5 V Output current range R 1 All input bits high, measure O V CC = 10 V, V REF = 15 V R1 All input bits low, measure O V CC = 10 V, V REF = 15 V Output current range R 2 All input bits high, measure O V CC = 12 V, V REF = 25 V See footnote at end of table. R2 All input bits low, measure O V CC = 12 V, V REF = 25 V All µa All 2.1 ma All 2.1 ma All 4.2 ma All 4.2 ma 4

5 TABLE. Electrical performance characteristics Continued. Characteristics Symbol Conditions 1/ 55 C T A 125 C (table and figures 2,, and 4 unless otherwise indicated Device type Min Max Units Reference bias current REF All input bits low All.0 0 µa High level input current H All input bits V N = 18 V, each input All µa measured separately Low level input current L All input bits V N = 10 V, each input All 10.0 µa measured separately Full scale current at All input bits high, measure O, ma 18 V compliance V O = 18 V Full scale current at 10 V compliance Change in full scale current due to voltage compliance Positive bit errors NL Negative bit errors See footnote at end of table. All input bits low, measure O, V O = 18 V All input bits high, measure O, V O = 10 V All input bits low, measure O, V O = 10 V C All input bits high, measure O, V O = 18 V to 10 V All input bits low, C measure O, NL NL NL ma ma ma C T A 125 C All µa T A = 55 C C T A 125 C All µa T A = 55 C V O = 18 V to 10 V Positive bit errors % Measure O, Positive bit errors % Measure O, Negative bit errors % Measure O, Negative bit errors % Measure O,

6 TABLE. Electrical performance characteristics Continued. Characteristics Symbol Conditions 1/ 55 C T A 125 C (table and figures 2,, and 4 unless otherwise indicated Positive and negative bit NL error difference Measure O, Σ Measure O, Device type Min Max Units NL % % Positive relative accuracy NL Measure O, Σ NL % Negative relative accuracy NL Measure O, Σ NL % NL Measure O, Σ NL % NL Measure O, Σ NL Monotonicity (i Measure O, ( ON ON1 0 at each major carry point % All µa (i Measure O, ( ON ON 1 0 at each All µa major carry point Output symmetry µa Full scale current temperature coefficient T C( All input bits high, measure O All ppm/ C TC ( All input bits low, measure O All ppm/ C Propagation delay time, hightolow level Propagation delay time, lowtohigh level Reference amplifier input slew rate t PHL Figure, measure V O All ns t PLH Figure, measure V O All ns d O/dt Figure 4, measure V O, T A = 25 C Settling time hightolow t SHL Figure, output within 1/2 LSB of final value of O,T A = 25 C Settling time lowtohigh t SLH Figure, output within 1/2 LSB of final value of O,T A = 25 C All 1.5 ma/µs All ns All ns 1/ The following electrical performance characteristics apply unless otherwise stated in table : ±V CC = ±15 Vdc, source resistance = 50 Ω, REF = 2.0 ma. 6

7 TABLE. Electrical test requirements. MLPRF855 test requirements Subgroups (see table Class S Class B devices devices nterim electrical parameters 1 1 Final electrical test parameters 1*, 2, 1*, 2, Group A test requirements 1, 2,, 9, 10, 11, 12 Group B electrical test parameters when 1, 2, and using the method 5005 QC option table V delta Group C endpoint electrical parameters Group D endpoint electrical parameters *PDA applies to subgroup 1. limits 1, 2, and table V delta limits 1, 2,, 9, 10, 11, 12 N/A 1 and table V delta limits 1, 2, 1 7

8 Terminal connections. Functional block diagram. Figure 1. Terminal connections and functional block diagram. 8

9 NOTES: 1/ The reference D/A converter selected should have a resolution of 8 bits or more, and a linearity of 0.015% or better. 2/ The voltage reference should have an accuracy of ±0.02% or better. / All relays are shown in their unexcited state. FGURE 2. Test circuit for static tests. 9

10 NOTES: 1. For turnon, V L = 2.7 V; for turnoff, V L = 0.7 V. 2. Minimize capacitance at this node, by using short runs and adequate spacing between runs.. Diodes must be Schottky type (MBD 501 or equivalent. 4. Bandwidth of oscilloscope used for waveform measurement should be 50 MHz minimum; saturation of preamp must be avoided. FGURE. Test circuit for propagation delay and settling time, device type 01 and

11 FGURE. Test circuit for propagation delay and settling time, device type 01 and 02 Continued. 11

12 FGURE 4. Test circuit for slew rate, device types 01 and

13 1 Subgroup Symbol 88 method Test No. TABLE. Group A inspection for device types 01 and 02. Energized relays No. Value Unit Min Max Min Max V 10 V 11 V 12 V 1 V 14 V 15 V 1 CC ma CC = ma T A = 25 C CC ma CC = / E 1 V = E ma K2 24 E 2 V = E 2 ZS K4 24 E V ZS = 10E µa K2, K4 24 E ZS 4 V ZS = 10E P SS E 5 V P SS 1 = 10(E 5E µa E 6 V PSS K2 24 E 7 V PSS 1 = 10(E 7E µa K2 24 E 8 V P SS E 9 V P SS 2 = 10(E 9E µa E 10 V PSS K2 24 E 11 V PSS 2 = 10(E 11E µa K2 24 E 12 V P SS E 1 V P SS 1= 10(E 1E µa PSS K2 24 E 14 V PSS 1 = 10(E 14E µa P SS K5 24 E 15 V P SS 2= 10(E 15E µa K5 24 E 16 V PSS K2, K5 24 E 17 V PSS 2 = 10(E 17E µa K2, K5 24 E 18 V R K1, K4 26 E 19 V R 1 = 0.2E ma R K1, K2, K4 26 E 20 V R1 = 0.2E 20 R K1, K4 26 E 21 V R 2 = 0.2E ma R K1, K2, K4 26 E 22 V R2 = 0.2E 22 REF K 10 A REF = X µa H1 26 2/ A H1 = 4 X µa H2 27 2/ A 6 H2 = 5 X µa H 28 2/ A H = 6 X µa H4 29 2/ A H4 = 7 X µa H5 0 2/ A H5 = 8 X µa H6 1 2/ A H6 = 9 X µa H7 2 2/ A H7 = 10 X µa H8 2/ A H8 = 11 X µa L1 4 2/ A L1 = 12 X µa L2 5 2/ A L2 = 1 X µa L 6 2/ A L = 14 X µa L4 7 2/ A L4 = 15 X µa L5 8 2/ A L5 = 16 X µa L6 9 2/ A L6 = 17 X µa L7 40 2/ A L7 = 18 X µa L8 41 2/ A L8 = 19 X µa See footnotes at end of table.

14 14 TABLE. Group A inspection for device types 01 and 02. Continued. Subgroup Symbol 88 Test Energized method No relays No. Value Unit Min Max Min Max 9 V 10 V 11 V 12 V 1 V 14 V 15 V 1 V CAL K 24 E 2 V V CAL1 = E 2 V T A = 25 C E 24 V = (E 24 E ma K2 24 E 25 V = (E 25 E ma V CAL K 24 E 26 V V CAL2 = E 26 V E 27 V = (E 27 E ma K2 24 E 28 V = (E 28 E ma C 48 C = 1000( µa C µa C =1000 ( V CAL E 29 V V CAL = E 29 V V E 0 V V = E 0 V V K2 24 E 1 V V = E 1 V V K2 24 E 2 V V = E 2 V NL E V ( E V % CAL NL 1 = NL E 4 V NL E 5 V NL E 6 V NL E 7 V See footnotes at end of table. (128 NL 2 = (64 NL = (2 NL 4 = (16 NL 5 = (8 V CAL ( E4 VCAL V CAL ( E5 VCAL V CAL ( E6 VCAL V CAL ( E7 VCAL V CAL % % % %

15 15 Subgroup 1 T A = 25 C TABLE. Group A inspection for device types 01 and 02. Continued. Symbol 88 Test Energized relays method No V 10 V 11 V 12 V 1 V 14 V 15 V 162 No. Value Unit Min Max Min Max NL E 8 V ( E V % 8 CAL NL 6 = NL E 9 V NL E 40 V NL 1 NL 2 NL NL 4 NL 5 NL 6 See footnotes at end of table E 41 V E 42 V E 4 V E 44 V E 45 V E 46 V (4 NL 7 = (2 NL 8 = (1 NL 1 = (128 NL 2 = (64 NL = (2 NL 4 = (16 NL 5 = (8 NL 6 = (4 V CAL ( E9 VCAL V CAL ( E40 VCAL V CAL ( E41 V V ( E42 V V ( E4 V V ( E44 V V ( E45 V V ( E46 V V % % % % % % % %

16 16 TABLE. Group A inspection for device types 01 and 02. Continued. Subgroup Symbol 88 Test Energized method No. relays No. Value Unit Min Max Min Max 9 V 10 V 11 V 12 V 1 V 14 V 15 V E NL 47 V 7 ( E V % 47 T A = 25 C NL 7 = (2 V 10 NL E 8 48 V ( E V % 48 NL 8 = (1 V = NL i NL K. (i, k, bits having positive errors = NL i NL k. (i, k, bits having positive errors 72 = NL m NL n. (m, n, bits having negative errors % % 1 1 = NL m NL n. (m, n, bits having negative errors 74 = % Σ NL 75 NL 76 NL 77 Σ NL = NL = NL = Σ NL Σ NL % MLM8510/G NL 78 NL = Σ NL NL 79 NL = Σ NL ( 01 a E 49 V ( 01 b E 50 V 128 ( 01 a = X 0.01(E ( 01 b = X 0.01(E50 ma ma ( ( 01 = [( 01 a ( 01 b] x µa See footnotes at end of table.

17 TABLE. Group A inspection for device types 01 and 02. Continued. Subgroup Symbol 88 Test Energized method No. relays No. Value Unit Min Max Min Max 9 V 10 V 11 V 12 V 1 V 14 V 15 V 1 ( 02 a E 51 V 64 ma T A = 25 C ( 02 a = X 0.01(E51 ( 02 b E 52 V 6 ma ( 02 b = X 0.01(E52 ( ( 02 = [( 02 a ( 02 b] x µa ( 0 a E 5 V 2 ma ( 0 a = X 0.01(E5 ( 0 b E 54 V 1 ( 0 b = X 0.01(E54 ma ( 0 88 ( 0 = [( 0 a ( 0 b] x µa ( 04 a E 55 V 16 ma ( 04 a = X 0.01(E55 ( 04 b E 56 V 15 ( 04 b = X 0.01(E56 ma 17 ( ( 04 = [( 04 a ( 04 b] x µa ( 05 a E 57 V 8 ma ( 05 a = X 0.01(E57 ( 05 b E 58 V 7 ma ( 05 b = X 0.01(E58 ( ( 05 = [( 05 a ( 05 b] x µa ( 06 a E 59 V 4 ma ( 06 a = X 0.01(E59 ( 06 b E 60 V ma ( 06 b = X 0.01(E60 ( ( 06 = [( 06 a ( 06 b] x µa ( 07 a E 61 V 2 ma ( 07 a = X 0.01(E61 ( 07 b E 62 V 1 ( 07 b = X 0.01(E62 ma ( ( 07 = [( 07 a ( 07 b] x µa ( 08 b E 6 V ( 08 b = 0.01(E 6 ma ( ( 08 = [( 07 b ( 08 b] x µa 10 = µa See footnotes at end of table.

18 18 Subgroup Symbol 88 method Test No. TABLE. Group A inspection for device types 01 and 02 Continued. Energized relays No. Value Unit Min Max Min Max V 10 V 11 V 12 V 1 V 14 V 15 V 2 CC ma CC = ma T A = 125 C CC ma CC = / E 64 V = E ma K2 24 E 65 V = E 65 ZS K4 24 E 66 V ZS = 10E µa K2, K4 24 E ZS 67 V ZS = 10E P SS E 68 V P SS 1 = 10(E 68E µa E 69 V PSS K2 24 E 70 V PSS 1 = 10(E 70E µa K2 24 E 71 V P SS E 72 V P SS 2 = 10(E 72E µa E 7 V PSS K2 24 E 74 V PSS 2 = 10(E 74E µa K2 24 E 75 V P SS E 76 V P SS 1= 10(E 76E µa PSS K2 24 E 77 V PSS 1 = 10(E 77E µa P SS K5 24 E 78 V P SS 2= 10(E 78E µa K5 24 E 79 V PSS K2, K5 24 E 80 V PSS 2 = 10(E 80E µa K2, K5 24 E 81 V R K1, K4 26 E 82 V R 1 = 0.2E ma R K1, K2, K4 26 E 8 V R1 = 0.2E 8 R K1, K4 26 E 84 V R 2 = 0.2E ma R K1, K2, K4 26 E 85 V R2 = 0.2E REF K A REF = 22 X µa H / A H1 = 2 X µa H2 10 2/ A H2 = 24 X µa H 11 2/ A H = 25 X µa H4 12 2/ A H4 = 26 X µa H5 1 2/ A H5 = 27 X µa H6 14 2/ A H6 = 28 X µa H7 15 2/ A H7 = 29 X µa H8 16 2/ A H8 = 0 X µa L1 17 2/ A L1 = 1 X µa L2 18 2/ A L2 = 2 X µa L 19 2/ A L = X µa L / A L4 = 4 X µa L / A L5 = 5 X µa L / A L6 = 6 X µa L7 14 2/ A L7 = 7 X µa L / A L8 = 8 X µa See footnotes at end of table.

19 19 TABLE. Group A inspection for device types 01 and 02. Continued. Subgroup Symbol 88 Test Energized method No relays No. Value Unit Min Max Min Max 9 V 10 V 11 V 12 V 1 V 14 V 15 V 2 V CAL K 24 E 86 V V CAL1 = E 86 V T A = 125 C E 87 V = (E 87 E ma K2 24 E 88 V = (E 88 E ma V CAL K 24 E 89 V V CAL2 = E 89 V E 90 V = (E 90 E ma K2 24 E 91 V = (E 91 E ma C 151 C = 1000( µa C µa C =1000 ( V CAL E 92 V V CAL = E 92 V V E 9 V V = E 9 V V K2 24 E 94 V V = E 94 V V K2 24 E 95 V V = E 95 V NL E 96 V ( E V % 96 CAL NL 1 = NL E 97 V NL E 98 V NL E 99 V NL E 100 V See footnotes at end of table. (128 NL 2 = (64 NL = (2 NL 4 = (16 NL 5 = (8 V CAL ( E97 VCAL V CAL ( E98 VCAL V CAL ( E99 VCAL V CAL ( E100 VCAL V CAL % % % %

20 20 TABLE. Group A inspection for device types 01 and 02. Continued. Subgroup Symbol 88 Test Energized relays method No V 10 V 11 V 12 V 1 V 14 V 15 V 162 No. Value Unit Min Max Min Max 2 NL E 101 V ( E V % 101 CAL T A = 125 C NL 6 = NL E 102 V NL E 10 V NL 1 NL 2 NL NL 4 NL 5 NL 6 See footnotes at end of table E 104 V E 105 V E 106 V E 107 V E 108 V E 109 V (4 NL 7 = (2 NL 8 = (1 NL 1 = (128 NL 2 = (64 NL = (2 NL 4 = (16 NL 5 = (8 NL 6 = (4 V CAL ( E102 VCAL V CAL ( E10 VCAL V CAL ( E104 V V ( E105 V V ( E106 V V ( E107 V V ( E108 V V ( E109 V V % % % % % % % %

21 21 TABLE. Group A inspection for device types 01 and 02. Continued. Subgroup Symbol 88 Test Energized method No. relays No. Value Unit Min Max Min Max 9 V 10 V 11 V 12 V 1 V 14 V 15 V E NL 110 V 7 ( E V % 110 T A = 125 C NL 7 = (2 V 10 NL E V ( E V % 111 NL 8 = (1 V = NL i NL K. (i, k, bits having positive errors = NL i NL k. (i, k, bits having positive errors 175 = NL m NL n. (m, n, bits having negative errors % % 1 1 = NL m NL n. (m, n, bits having negative errors 177 = % Σ NL 178 Σ NL = % NL 179 NL = Σ NL NL 180 NL = Σ NL NL 181 NL = Σ NL NL 182 NL = Σ NL ( 01 a E 112 V ( 01 b E 11 V 128 ( 01 a = X 0.01(E ( 01 b = X 0.01(E11 ma ma ( ( 01 = [( 01 a ( 01 b] x µa See footnotes at end of table.

22 TABLE. Group A inspection for device types 01 and 02. Continued. Subgroup Symbol 88 Test Energized method No. relays No. Value Unit Min Max Min Max 9 V 10 V 11 V 12 V 1 V 14 V 15 V 2 ( 02 a E 114 V 64 ma T A = 125 C ( 02 a = X 0.01(E114 ( 02 b E 115 V 6 ( 02 b = X 0.01(E115 ma ( ( 02 = [( 02 a ( 02 b] x µa ( 0 a E 116 V 2 ma ( 0 a = X 0.01(E116 ( 0 b E 117 V 1 ( 0 b = X 0.01(E117 ma 22 ( ( 0 = [( 0 a ( 0 b] x µa ( 04 a E 118 V 16 ma ( 04 a = X 0.01(E118 ( 04 b E 119 V 15 ma ( 04 b = X 0.01(E119 ( ( 04 = [( 04 a ( 04 b] x µa ( 05 a E 120 V 8 ma ( 05 a = X 0.01(E120 ( 05 b E 121 V 7 ma ( 05 b = X 0.01(E121 ( ( 05 = [( 05 a ( 05 b] x µa ( 06 a E 122 V 4 ma ( 06 a = X 0.01(E122 ( 06 b E 12 V ( 06 b = X 0.01(E12 ma ( ( 06 = [( 06 a ( 06 b] x µa ( 07 a E 124 V 2 ma ( 07 a = X 0.01(E124 ( 07 b E 125 V 1 ( 07 b = X 0.01(E125 ma ( ( 07 = [( 07 a ( 07 b] x µa ( 08 b E 126 V 1 ma ( 08 b = X 0.01(E126 ( ( 08 = [( 07 b ( 08 b] x µa 206 = µa See footnotes at end of table.

23 2 Subgroup Symbol 88 method Test No. TABLE. Group A inspection for device types 01 and 02 Continued. Energized relays No. Value Unit Min Max Min Max V 10 V 11 V 12 V 1 V 14 V 15 V CC ma CC = ma T A = 55 C CC ma CC = / E 127 V = E ma K2 24 E 128 V = E 128 ZS K4 24 E 129 V ZS = 10E µa K2, K4 24 E ZS 10 V ZS = 10E P SS E 11 V P SS 1 = 10(E 11E µa E 12 V PSS K2 24 E 1 V PSS 1 = 10(E 1E µa K2 24 E 14 V P SS E 15 V P SS 2 = 10(E 15E µa E 16 V PSS K2 24 E 17 V PSS 2 = 10(E 17E µa K2 24 E 18 V P SS E 19 V P SS 1= 10(E 19E µa PSS K2 24 E 140 V PSS 1 = 10(E 140E µa P SS K5 24 E 141 V P SS 2= 10(E 141E µa K5 24 E 142 V PSS K2, K5 24 E 14 V PSS 2 = 10(E 14E µa K2, K5 24 E 144 V R K1, K4 26 E 145 V R 1 = 0.2E ma R K1, K2, K4 26 E 146 V R1 = 0.2E 146 R K1, K4 26 E 147 V R 2 = 0.2E ma R K1, K2, K4 26 E 148 V R2 = 0.2E REF K A REF = 41 X µa H1 22 2/ A H1 = 42X µa H2 2 2/ A H2 = 4X µa H 24 2/ A H = 44X µa H4 25 2/ A H4 = 45X µa H5 26 2/ A H5 = 46X µa H6 27 2/ A H6 = 47X µa H7 28 2/ A H7 = 48 X µa H8 29 2/ A H8 = 49 X µa L / A L1 = 50 X µa L / A L2 = 51 X µa L 242 2/ A L = 52 X µa L4 24 2/ A L4 = 5 X µa L / A L5 = 54 X µa L / A L6 = 55 X µa L / A L7 = 56 X µa L / A L8 = 57 X µa See footnotes at end of table.

24 24 Subgroup T A = 55 C TABLE. Group A inspection for device types 01 and 02. Continued. Symbol 88 Test Energized method No relays No. Value Unit Min Max Min Max 9 V 10 V 14 V 15 V V V V V CAL K 24 E 149 V V CAL1 = E 149 V E 150 V = (E 150 E ma K2 24 E 151 V = (E ma V CAL K 24 E 152 V V CAL2 = E 152 V E 15 V = (E 15 E ma K2 24 E 154 V = (E ma C 254 C = 1000( µa C µa E 149 E 152 C =1000 ( V CAL E 155 V V CAL = E 155 V V E 156 V V = E 156 V V K2 24 E 157 V V = E 157 V V K2 24 E 158 V V = E 158 V NL E 159 V ( E V % 159 CAL NL 1 = NL E 160 V NL E 161 V NL E 162 V NL E 16 V See footnotes at end of table. (128 NL 2 = (64 NL = (2 NL 4 = (16 NL 5 = (8 V CAL ( E160 VCAL V CAL ( E161 VCAL V CAL ( E162 VCAL V CAL ( E16 VCAL V CAL % % % %

25 25 TABLE. Group A inspection for device types 01 and 02. Continued. Subgroup Symbol 88 Test Energized relays method No V 10 V 11 V 12 V 1 V 14 V 15 V 162 No. Value Unit Min Max Min Max NL E 164 V ( E V % 164 CAL T A = 55 C NL 6 = NL E 165 V NL E 166 V NL 1 NL 2 NL NL 4 NL 5 NL 6 See footnotes at end of table E 167 V E 168 V E 169 V E 170 V E 171 V E 172 V (4 NL 7 = (2 NL 8 = (1 NL 1 = (128 NL 2 = (64 NL = (2 NL 4 = (16 NL 5 = (8 NL 6 = (4 V CAL ( E165 VCAL V CAL ( E166 VCAL V CAL ( E167 V V ( E168 V V ( E169 V V ( E170 V V ( E171 V V ( E172 V V % % % % % % % %

26 26 TABLE. Group A inspection for device types 01 and 02. Continued. Subgroup Symbol 88 Test Energized method No. relays No. Value Unit Min Max Min Max 9 V 10 V 11 V 12 V 1 V 14 V 15 V E NL 17 V 7 ( E V % 17 T A = 55 C NL 7 = (2 V 10 NL E V ( E V % 174 NL 8 = (1 V = NL i NL K. (i, k, bits having positive errors = NL i NL k. (i, k, bits having positive errors 278 = NL m NL n. (m, n, bits having negative errors % % 1 1 = NL m NL n. (m, n, bits having negative errors 280 = % Σ NL 281 Σ NL = % NL 282 NL = Σ NL NL 28 NL = Σ NL NL 284 NL = Σ NL NL 285 NL = Σ NL ( 01 a E 175 V ( 01 b E 176 V 128 ( 01 a = X 0.01(E ( 01 b = X 0.01(E176 ma ma ( ( 01 = [( 01 a ( 01 b] x µa See footnotes at end of table.

27 TABLE. Group A inspection for device types 01 and 02. Continued. Subgroup Symbol 88 Test Energized method No. relays No. Value Unit Min Max Min Max 9 V 10 V 11 V 12 V 1 V 14 V 15 V ( 02 a E 177 V 64 ma T A = 55 C ( 02 a = X 0.01(E177 ( 02 b E 178 V 6 ma ( 02 b = X 0.01(E178 ( ( 02 = [( 02 a ( 02 b] x µa ( 0 a E 179 V 2 ma ( 0 a = X 0.01(E179 ( 0 b E 180 V 1 ( 0 b = X 0.01(E180 ma 27 ( ( 0 = [( 0 a ( 0 b] x µa ( 04 a E 181 V 16 ma ( 04 a = X 0.01(E181 ( 04 b E 182 V 15 ma ( 04 b = X 0.01(E182 ( ( 04 = [( 04 a ( 04 b] x µa ( 05 a E 18 V 8 ma ( 05 a = X 0.01(E18 ( 05 b E 184 V 7 ma ( 05 b = X 0.01(E184 ( ( 05 = [( 05 a ( 05 b] x µa ( 06 a E 185 V 4 ma ( 06 a = X 0.01(E185 ( 06 b E 186 V ( 06 b = X 0.01(E186 ma ( 06 0 ( 06 = [( 06 a ( 06 b] x µa ( 07 a E 187 V 2 ma ( 07 a = X 0.01(E187 ( 07 b E 188 V 1 ( 07 b = X 0.01(E188 ma ( ( 07 = [( 07 a ( 07 b] x µa ( 08 b E 189 V 1 ma ( 08 b = X 0.01(E189 ( ( 08 = [( 07 b ( 08 b] x µa 09 = µa See footnotes at end of table.

28 28 TABLE. Group A inspection for device types 01 and 02. Continued. Subgroup Symbol 88 Test Energized method No. relays No. Value Unit Min Max Min Max 9 V 10 V 11 V 12 V 1 V 14 V 15 V 9 TC( 10 ( E1 E T A = 25 C TC( = X 10 4 PPM/ C E1 TC( 11 ( E1 E TC( = X 10 4 PPM/ C 0.8E1 TC( 12 ( E2 E PPM/ C TC( = X 10 4 E2 TC( 1 ( E2 E TC( = X 10 4 PPM/ C 0.8E2 t PHL 14 See figure. V L = 2.7 V, V OUT hightolow transition, ns S1OFF N lowtohigh t PLH 15 See figure. V L = 0.7 V, V OUT lowtohigh transition, ns S1OFF N hightolow 10 t PHL 16 See figure. V L = 2.7 V, V OUT hightolow transition, ns T A = 125 C S1OFF N lowtohigh t PLH 17 See figure. V L = 0.7 V, V OUT lowtohigh transition, ns S1OFF N hightolow 11 t PHL 18 See figure. V L = 2.7 V, V OUT hightolow transition, ns T A = 55 C S1OFF N lowtohigh t PLH 19 See figure. V L = 0.7 V, V OUT lowtohigh transition, ns S1OFF N hightolow 12 do 20 See figure 4. V N lowtohigh transition, do ma T A = 25 C dt V L = 5 Vdc = dt t µ sec t SHL 21 See figure. V L = 2.7 V, V OUT hightolow transition, ns S1OFF N lowtohigh t SLH 22 See figure. V L = 0.7 V, V OUT lowtohigh transition, ns S1OFF N hightolow NOTES: 1/ E The measurement of and can be made directly as a voltage measurement at pin 26 ( = pin 26 ma 5000 provided that measurement accuracy is ±0.1% or better. f the measurement is made in accordance with table, the reference D/A converter must be calibrated for a full scale current of 2.0 ma ±0.1%. 2/ For tests 26, 12916, and 2229, the logic input voltage shall be 18 V. For tests 441, 17144, and , the logic input voltage shall be 10.0 V.

29 TABLE V. Group C end point electrical parameters. T A = 25 C; ±V CC = ±15 V Test Symbol Device type 01 Device type 02 no. Min Max Delta Units Min Max Delta Units ma ma ma ma 5 ZS µa µa 6 ZS µa µa Group A inspection. Group A inspection shall be in accordance with table of MLPRF855 and as follows: a. Tests shall be as specified in table herein. b. Subgroups 4, 5, 6, 7, and 8 shall be omitted. c. Subgroup 12 shall be added to group A inspection for all classes and it shall consist of the conditions and limits as specified in table. The sample size series number shall be 5 for all classes (accept on Group B inspection. Group B inspection shall be in accordance with table of MLPRF Group C inspection. Group C inspection shall be in accordance with table V of MLPRF855 and as follows: a. End point electrical parameters shall be as specified in table herein. b. The steadystate life test duration, test condition, and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MLPRF855. The burnin test circuit shall be maintained under document control by the device manufacturer's Technology Review Board (TRB in accordance with MLPRF855 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of Group D inspection. Group D inspection shall be in accordance with table V of MLPRF855. End point electrical parameters shall be as specified in table herein. 4.5 Methods of inspection. Methods of inspection shall be specified and as follows Voltage and current. All voltage values given except the input offset voltage (or differential voltage are referenced to the external zero reference level of the supply voltage. Currents given are conventional current and positive when flowing into the referenced terminal. 5. PACKAGNG 5.1 Packaging requirements. For acquisition purposes, the packaging requirements shall be as specified in the contract or order (see 6.2. When packaging of materiel is to be performed by DoD or inhouse contractor personnel, these personnel need to contact the responsible packaging activity to ascertain packaging requirements. Packaging requirements are maintained by the nventory Control Point's packaging activity within the Military Service or Defense Agency, or within the military service's system command. Packaging data retrieval is available from the managing Military Department's or Defense Agency's automated packaging files, CDROM products, or by contacting the responsible packaging activity. 29

30 6. NOTES (This section contains information of a general or explanatory nature that may be helpful, but is not mandatory. 6.1 ntended use. Microcircuits conforming to this specification are intended for original equipment design applications and logistic support of existing equipment. 6.2 Acquisition requirements. Acquisition documents should specify the following: a. Title, number, and date of the specification. b. PN and compliance identifier, if applicable (see 1.2. c. Requirements for delivery of one copy of the conformance inspection data pertinent to the device inspection lot to be supplied with each shipment by the device manufacturer, if applicable. d. Requirements for certificate of compliance, if applicable. e. Requirements for notification of change of product or process to acquiring activity in addition to notification of the qualifying activity, if applicable. f. Requirements for failure analysis (including required test condition of 88, method 500, corrective action and reporting of results, if applicable. g. Requirements for product assurance options. h. Requirements for special carriers, lead lengths, or lead forming, if applicable. These requirements should not affect the part number. Unless otherwise specified, these requirements will not apply to direct purchase by or direct shipment to the Government. i. Requirements for "JAN" marking. j. Packaging requirements (see Qualification. With respect to products requiring qualification, awards will be made only for products which are, at the time of award of contract, qualified for inclusion in Qualified Manufacturers List QML855 whether or not such products have actually been so listed by that date. The attention of the contractors is called to these requirements, and manufacturers are urged to arrange to have the products that they propose to offer to the Federal Government tested for qualification in order that they may be eligible to be awarded contracts or purchase orders for the products covered by this specification. nformation pertaining to qualification of products may be obtained from DSCCVQ, 990 E. Broad Street, Columbus, Ohio Superseding information. The requirements of MLM8510 have been superseded to take advantage of the available Qualified Manufacturer Listing (QML system provided by MLPRF855. Previous references to MLM8510 in this document have been replaced by appropriate references to MLPRF855. All technical requirements now consist of this specification and MLPRF855. The MLM8510 specification sheet number and PN have been retained to avoid adversely impacting existing government logistics systems and contractor's parts lists. 6.5 Abbreviations, symbols, and definitions. The abbreviations, symbols, and definitions used herein are defined in MLPRF855 and Logistic support. Lead materials and finishes (see. are interchangeable. Unless otherwise specified, microcircuits acquired for Government logistic support will be acquired to device class B (see 1.2.2, lead material and finish A (see.4. Longer length leads and lead forming should not affect the part number. 0

31 6.7 Substitutability. The crossreference information below is presented for the convenience of users. Microcircuits covered by this specification will functionally replace the listed genericindustry type. Genericindustry microcircuit types may not have equivalent operational performance characteristics across military temperature ranges or reliability factors equivalent to MLM 8510 device types and may have slight physical variations in relation to case size. The presence of this information should not be deemed as permitting substitution of genericindustry types for MLM8510 types or as a waiver of any of the provisions of MLPRF855. Military device type Genericindustry type 01 DAC08 02 DAC08A 6.8 Changes from previous issue. Marginal notations are not used in this revision to identify changes with respect to the previous issue, due to the extensiveness of the changes. Custodians: Preparing activity: Army CR DLA CC Navy EC Air Force 85 Project NASA NA DLA CC Review activities: Army M, SM Navy AS, CG, MC, SH Air Force 0, 19, 99 NOTE: The activities listed above were interested in this document as of the date of this document. Since organizations and responsibilities can change, you should verify the currency of the information above using the ASSST Online database at 1

MICROCIRCUITS, DIGITAL, TTL, FLIP-FLOPS, MONOLITHIC SILICON. Inactive for new design after 7 September 1995

MICROCIRCUITS, DIGITAL, TTL, FLIP-FLOPS, MONOLITHIC SILICON. Inactive for new design after 7 September 1995 MILITARY SPECIFICATION INCH-POUND MIL-M-38510/2G 8 February 2005 SUPERSEDING MIL-M-38510/2E 24 December 1974 MIL-M-0038510/2F (USAF) 24 OCTOBER 1975 MICROCIRCUITS, DIGITAL, TTL, FLIP-FLOPS, MONOLITHIC

More information

MILITARY SPECIFICATION MICROCIRCUITS, DIGITAL, BIPOLAR, TTL, DECODERS MONOLITHIC SILICON. Inactive for new design after 7 September 1995.

MILITARY SPECIFICATION MICROCIRCUITS, DIGITAL, BIPOLAR, TTL, DECODERS MONOLITHIC SILICON. Inactive for new design after 7 September 1995. INCH-POUND 16 February 2005 SUPERSEDING MIL-M-38510/10C 3 March 1986 MILITARY SPECIFICATION MICROCIRCUITS, DIGITAL, BIPOLAR, TTL, DECODERS MONOLITHIC SILICON This specification is approved for use by all

More information

MILITARY SPECIFICATION MICROCIRCUITS, DIGITAL, BIPOLAR, SCHOTTKY TTL, FLIP-FLOPS, CASCADABLE, MONOLITHIC SILICON

MILITARY SPECIFICATION MICROCIRCUITS, DIGITAL, BIPOLAR, SCHOTTKY TTL, FLIP-FLOPS, CASCADABLE, MONOLITHIC SILICON INCH-POUND 2 November 2005 SUPERSEDING MIL-M-38510/71C 23 July 1984 MILITARY SPECIFICATION MICROCIRCUITS, DIGITAL, BIPOLAR, SCHOTTKY TTL, FLIP-FLOPS, CASCADABLE, MONOLITHIC SILICON This specification is

More information

MICROCIRCUITS, DIGITAL, BIPOLAR, ADVANCED SCHOTTKY TTL, DECADE COUNTERS, MONOLITHIC SILICON

MICROCIRCUITS, DIGITAL, BIPOLAR, ADVANCED SCHOTTKY TTL, DECADE COUNTERS, MONOLITHIC SILICON INCH-POUND MIL-M-38510/344A 14 April 2004 SUPERSEDING MIL-M-38510/344 12 June 1986 MILITARY SPECIFICATION MICROCIRCUITS, DIGITAL, BIPOLAR, ADVANCED SCHOTTKY TTL, DECADE COUNTERS, MONOLITHIC SILICON This

More information

MILITARY SPECIFICATION MICROCIRCUITS, LINEAR, LOW OFFSET OPERATIONAL AMPLIFIERS, MONOLITHIC SILICON

MILITARY SPECIFICATION MICROCIRCUITS, LINEAR, LOW OFFSET OPERATIONAL AMPLIFIERS, MONOLITHIC SILICON INCH-POUND MIL-M-38510/135G 22 March 2010 SUPERSEDING MIL-M-38510/135F 8 April 2008 MILITARY SPECIFICATION MICROCIRCUITS, LINEAR, LOW OFFSET OPERATIONAL AMPLIFIERS, MONOLITHIC SILICON Reactivated after

More information

MICROCIRCUITS, DIGITAL, BIPOLAR LOW-POWER SCHOTTKY TTL, FLIP-FLOPS, CASCADABLE, MONOLITHIC SILICON. Inactive for new design after 18 April 1997.

MICROCIRCUITS, DIGITAL, BIPOLAR LOW-POWER SCHOTTKY TTL, FLIP-FLOPS, CASCADABLE, MONOLITHIC SILICON. Inactive for new design after 18 April 1997. INCH-POUND MIL-M-38510/301F 4 March 2004 SUPERSEDING MIL-M-38510/301E 14 February 2003 MILITARY SPECIFICATION MICROCIRCUITS, DIGITAL, BIPOLAR LOW-POWER SCHOTTKY TTL, FLIP-FLOPS, CASCADABLE, MONOLITHIC

More information

STANDARD MICROCIRCUIT DRAWING MICROCIRCUIT, LINEAR, PRECISION TIMER, MONOLITHIC SILICON

STANDARD MICROCIRCUIT DRAWING MICROCIRCUIT, LINEAR, PRECISION TIMER, MONOLITHIC SILICON REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED REV REV 15 16 17 REV STATUS REV OF S 1 2 3 4 5 6 7 8 9 10 11 12 13 14 PMIC N/A MICROCIRCUIT DRAWING THIS DRAWING IS AVAILABLE FOR USE BY ALL DEPARTMENTS

More information

MILITARY SPECIFICATION MICROCIRCUITS, DIGITAL, BIPOLAR, TTL, MONOSTABLE MULTIVIBRATORS, MONOLITHIC SILICON

MILITARY SPECIFICATION MICROCIRCUITS, DIGITAL, BIPOLAR, TTL, MONOSTABLE MULTIVIBRATORS, MONOLITHIC SILICON INCH-POUND MIL-M-38510/12J 22 February 2005 SUPERSEDING MIL-M-38510/12H 16 December 2003 MILITARY SPECIFICATION MICROCIRCUITS, DIGITAL, BIPOLAR, TTL, MONOSTABLE MULTIVIBRATORS, MONOLITHIC SILICON This

More information

MILITARY SPECIFICATION MICROCIRCUITS, LINEAR, CMOS/ANALOG MULTIPLEXERS/DEMULTIPLEXERS WITH OVERVOLTAGE PROTECTION, MONOLITHIC SILICON, POSITIVE LOGIC

MILITARY SPECIFICATION MICROCIRCUITS, LINEAR, CMOS/ANALOG MULTIPLEXERS/DEMULTIPLEXERS WITH OVERVOLTAGE PROTECTION, MONOLITHIC SILICON, POSITIVE LOGIC INCH-POUND 12 October 2005 SUPERSEDING MIL-M-38510/190C 22 October 1986 MILITARY SPECIFICATION MICROCIRCUITS, LINEAR, CMOS/ANALOG MULTIPLEXERS/DEMULTIPLEXERS WITH OVERVOLTAGE PROTECTION, MONOLITHIC SILICON,

More information

REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED. A Update to current requirements. Editorial changes throughout. - gap Raymond Monnin

REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED. A Update to current requirements. Editorial changes throughout. - gap Raymond Monnin REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED A Update to current requirements. Editorial changes throughout. - gap 06-10-05 Raymond Monnin Remove class M references. Update drawing to current MIL-PRF-38535

More information

MICROCIRCUITS, DIGITAL, LOW-POWER SCHOTTKY TTL, COUNTERS, MONOLITHIC SILICON. Inactive for new design after 18 April 1997.

MICROCIRCUITS, DIGITAL, LOW-POWER SCHOTTKY TTL, COUNTERS, MONOLITHIC SILICON. Inactive for new design after 18 April 1997. INCH-POUND MIL-M-38510/315D 27 October 2003 SUPERSEDING MIL-M-38510/315C 17 JANUARY 1984 MILITARY SPECIFICATION MICROCIRCUITS, DIGITAL, LOW-POWER SCHOTTKY TTL, COUNTERS, MONOLITHIC SILICON This specification

More information

REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED

REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED REVISIONS LTR DESRIPTION DATE (YR-MO-DA) APPROVED A Add conditions of I R = 15 ma for subgroups 2, 3 and make limit changes to the V R / T test as specified under Table I. - ro 11-03-24. SAFFLE B Add device

More information

REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED REV SHEET REV SHEET 15 REV STATUS OF SHEETS SHEET

REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED REV SHEET REV SHEET 15 REV STATUS OF SHEETS SHEET REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED REV REV 15 REV STATUS REV OF S 1 2 3 4 5 6 7 8 9 10 11 12 13 14 PMIC N/A MICROCIRCUIT DRAWING PREPARED BY Greg Cecil CHECKED BY Greg Cecil http://www.landandmaritime.dla.mil/

More information

REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED. A Delete all match referenced tests as specified under Table I. - ro C.

REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED. A Delete all match referenced tests as specified under Table I. - ro C. REVISIONS LTR DESCRIPTION DTE (YR-MO-D) PPROVED Delete all match referenced tests as specified under Table I. - ro 16-04-04 C. SFFLE REV REV REV STTUS REV OF S 1 2 3 4 5 6 7 8 9 10 11 12 13 14 PMIC N/

More information

REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED. A Changes in accordance with N.O.R R M. A. FRYE

REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED. A Changes in accordance with N.O.R R M. A. FRYE RVISIONS LTR DSCRIPTION DAT (YR-MO-DA) APPROVD A Changes in accordance with N.O.R. 5962-R163-92. 92-03-26 M. A. FRY B Changes in accordance with N.O.R. 5962-R228-94. 94-07-27 M. A. FRY C Drawing updated

More information

Reactivated after 17 Jan and may be used for new and existing designs and acquisitions.

Reactivated after 17 Jan and may be used for new and existing designs and acquisitions. C-POUND MI-M-38510/653 17 January 2006 SUPERSEDG MI-M-38510/653 15 January 1988 MIITRY SPECIFICTION MICROCIRCUITS, DIGIT, IG-SPEED CMOS, FIP-FOPS, MONOITIC SIICON, POSITIVE OGIC This specification is approved

More information

REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED. A Drawing updated to reflect current requirements R. MONNIN

REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED. A Drawing updated to reflect current requirements R. MONNIN REVISIONS LTR DESRIPTION DATE (YR-MO-DA) APPROVED A Drawing updated to reflect current requirements. 02-11-20 R. MONNIN B Part of 5 year review update. -rrp 09-06-20 J. RODENBEK Update document paragraphs

More information

STANDARD MICROCIRCUIT DRAWING MICROCIRCUIT, LINEAR, 4-CHANNEL DIFFERENTIAL, ANALOG MULTIPLEXER, MONOLITHIC SILICON

STANDARD MICROCIRCUIT DRAWING MICROCIRCUIT, LINEAR, 4-CHANNEL DIFFERENTIAL, ANALOG MULTIPLEXER, MONOLITHIC SILICON REVISIONS LTR DESCRIPTION DTE (YR-MO-D) PPROVED Update boilerplate paragraphs to current MIL-PRF-38535 requirements. Delete references to device class M requirements. - ro 12-10-29 C. SFFLE REV REV REV

More information

REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED. C Update boilerplate paragraph to current MIL-PRF requirements. - ro C.

REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED. C Update boilerplate paragraph to current MIL-PRF requirements. - ro C. REVISIONS LTR DESRIPTION DATE (YR-MO-DA) APPROVED A B Add device types 04, 05, and 06. Add case outlines D and H. Make changes to 1.3, table I, and figure 1. Replaced reference to MIL-STD-973 with reference

More information

REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED R. HEBER devices back to the document. - ro

REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED R. HEBER devices back to the document. - ro REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED A B Change the location of footnote 2/ under Table IIA in accordance with N.O.R. 5962-R038-97. Add case outline X, paragraph 1.5, and radiation hardened

More information

MILITARY SPECIFICATION MICROCIRCUITS, DIGITAL, CMOS, STATIC SHIFT REGISTER, MONOLITHIC SILICON, POSITIVE LOGIC

MILITARY SPECIFICATION MICROCIRCUITS, DIGITAL, CMOS, STATIC SHIFT REGISTER, MONOLITHIC SILICON, POSITIVE LOGIC MIITARY SPECIFICATION MICROCIRCUITS, DIGITA, CMOS, STATIC SIFT REGISTER, MONOITIC SIICON, POSITIVE OGIC This specification is approved for use by all Departments and Agencies of the Department of Defense.

More information

STANDARD MICROCIRCUIT DRAWING MICROCIRCUIT, LINEAR, CMOS 8-BIT DAC WITH OUTPUT AMPLIFIER, MONOLITHIC SILICON

STANDARD MICROCIRCUIT DRAWING MICROCIRCUIT, LINEAR, CMOS 8-BIT DAC WITH OUTPUT AMPLIFIER, MONOLITHIC SILICON REVISIONS LTR DESCRIPTION DTE (YR-MO-D) PPROVED Drawing updated to reflect current requirements. - ro 03-01-28 R. MONNIN REV REV REV STTUS REV OF S 1 2 3 4 5 6 7 8 9 10 11 12 PMIC N/ STNDRD MICROCIRCUIT

More information

REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED SIZE A

REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED SIZE A REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED A Changes in accordance with NOR 5962-R015-98. 98-01-07 Monica L. Poelking Update boilerplate to MIL-PRF-38535 and updated appendix A. Editorial changes

More information

REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED. A Changes in accordance with NOR 5962-R Monica L.

REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED. A Changes in accordance with NOR 5962-R Monica L. REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED A Changes in accordance with NOR 5962-R020-98. 98-01-22 Monica L. Poelking Updated boilerplate and Appendix A. Editorial changes throughout. - tmh 00-05-09

More information

MILITARY SPECIFICATION MICROCIRCUITS, DIGITAL, SCHOTTKY TTL, ARITHMETIC LOGIC UNIT / FUNCTION GENERATORS, MONOLITHIC SILICON

MILITARY SPECIFICATION MICROCIRCUITS, DIGITAL, SCHOTTKY TTL, ARITHMETIC LOGIC UNIT / FUNCTION GENERATORS, MONOLITHIC SILICON C OUND MI-M-38510/78 7 September 2005 SUERSED MI-M-38510/78 6 JUNE 1984 MIITRY SECIFICTION MICROCIRCUITS, DIIT, SCOTTKY TT, RITMETIC OIC UNIT / FUNCTION ENERTORS, MONOITIC SIICON This specification is

More information

MILITARY SPECIFICATION MICROCIRCUITS, DIGITAL, CMOS 4096 BIT STATIC RANDOM ACCESS MEMORY (RAM) MONOLITHIC SILICON

MILITARY SPECIFICATION MICROCIRCUITS, DIGITAL, CMOS 4096 BIT STATIC RANDOM ACCESS MEMORY (RAM) MONOLITHIC SILICON INCH POUND 23 JANUARY 2006 SUPERSEDING MIL-M-38510/289 4 DECEMBER 1986 MILITARY SPECIFICATION MICROCIRCUITS, DIGITAL, CMOS 4096 BIT STATIC RANDOM ACCESS MEMORY (RAM) MONOLITHIC SILICON This specification

More information

REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED

REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED EVISIONS LT DESCIPTION DATE (Y-MO-DA) APPOVED H J K Add vendors CAGE 07933, 04713, and 27014. Add device type 02. Inactive case D for new design. Change input offset current limit for +25 C. Change group

More information

STANDARD MICROCIRCUIT DRAWING. MICROCIRCUIT, DIGITAL-LINEAR, BiCMOS, RADIATION HARDENED, NON-INVERTING QUAD DRIVER, MONOLITHIC SILICON

STANDARD MICROCIRCUIT DRAWING. MICROCIRCUIT, DIGITAL-LINEAR, BiCMOS, RADIATION HARDENED, NON-INVERTING QUAD DRIVER, MONOLITHIC SILICON REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED A Add a footnote and make clarification changes to SET as specified under 1.5 and Table I. Add T C = +25 C to SEL, SE, and SET as specified under 1.5

More information

PERFORMANCE SPECIFICATION SHEET

PERFORMANCE SPECIFICATION SHEET The documentation and process conversion measures necessary to comply with this revision shall be completed by 21 August 2010. INCH-POUND MIL-PRF-19500/749B 21 May 2010 SUPERSEDING MIL-PRF-19500/749A 16

More information

REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED. C Add radiation hardened level L devices and delete figures 1 and 3. - ro R.

REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED. C Add radiation hardened level L devices and delete figures 1 and 3. - ro R. REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED A B Make changes to TR(tr), TR(os), SR+, SR-, NI(BB), NI(PC), CS tests as specified in table I, 1.5, 4.4.1b, and table II. - ro Add test conditions to

More information

Reactivated after 10 Aug and may be used for new and existing designs and acquisitions.

Reactivated after 10 Aug and may be used for new and existing designs and acquisitions. INC-POUND 10 August 2004 SUPERSEDING MI-M-38510/175B 30 April 1984 MIITARY SPECIFICATION MICROCIRCUITS, DIGITA, CMOS, POSITIVE OGIC, FIP-FOPS AND MONOSTABE MUTIVIBRATOR, MONOITIC SIICON Reactivated after

More information

REVISIONS. A Changes made in accordance with NOR 5962-R thl Raymond L. Monnin

REVISIONS. A Changes made in accordance with NOR 5962-R thl Raymond L. Monnin REVISIONS LTR ESCRIPTION ATE (YR-MO-A) APPROVE A Changes made in accordance with NOR 5962-R066-98. - thl 98-03-25 Raymond L. Monnin B Add device class T criteria. Editorial changes throughout. - jak 98-12-07

More information

throughout. --les. Raymond Monnin H Update to reflect latest changes in format and requirements. Correct

throughout. --les. Raymond Monnin H Update to reflect latest changes in format and requirements. Correct REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED C Convert to military drawing format. Case E inactive for new design. Change V IL, t PLH1, t PHL1, and t PLH2. Delete minimum limits from I IL and propagation

More information

PERFORMANCE SPECIFICATION SHEET

PERFORMANCE SPECIFICATION SHEET The documentation and process conversion measures necessary to comply with this revision shall be completed by 24 September 2011. PERFORMANCE SPECIFICATION SHEET INCH-POUND MIL-PRF-19500/746B 24 June 2011

More information

REVISIONS. A Changes in accordance with NOR 5962-R thl Monica L. Poelking

REVISIONS. A Changes in accordance with NOR 5962-R thl Monica L. Poelking REVISIONS LTR DESRIPTION DATE (YR-MO-DA) APPROVED A hanges in accordance with NOR 5962-R195-97. - thl 97-02-28 Monica L. Poelking B hanges in accordance with NOR 5962-R431-97. rc 97-08-08 Raymond Monnin

More information

DEPARTMENT OF DEFENSE TEST METHOD STANDARD METHOD 304, RESISTANCE-TEMPERATURE CHARACTERISTIC

DEPARTMENT OF DEFENSE TEST METHOD STANDARD METHOD 304, RESISTANCE-TEMPERATURE CHARACTERISTIC INCH-POUND MIL-STD-202-304 18 April 2015 SUPERSEDING MIL-STD-202G w/change 2 (IN PART) 28 June 2013 (see 6.1) DEPARTMENT OF DEFENSE TEST METHOD STANDARD METHOD 304, RESISTANCE-TEMPERATURE CHARACTERISTIC

More information

REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED. B Add class T requirements. Update boilerplate. Redrawn. - rrp R.

REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED. B Add class T requirements. Update boilerplate. Redrawn. - rrp R. REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED A Add paragraph 3.1.1 and add appendix A for microcircuit die. Changes in accordance with NOR 5962-R033-97. 96-11-06 R. MONNIN B Add class T requirements.

More information

Dual 3-channel analog multiplexer/demultiplexer with supplementary switches

Dual 3-channel analog multiplexer/demultiplexer with supplementary switches with supplementary switches Rev. 03 16 December 2009 Product data sheet 1. General description 2. Features 3. Applications 4. Ordering information The is a dual 3-channel analog multiplexer/demultiplexer

More information

REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED. A Changes in accordance with NOR 5962-R Raymond L. Monnin

REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED. A Changes in accordance with NOR 5962-R Raymond L. Monnin RVISIONS LTR DSCRIPTION DAT (YR-MO-DA) APPROVD A Changes in accordance with NOR 5962-R129-98. 98-07-14 Raymond L. Monnin B C D Update boilerplate to MIL-PRF-38535 and updated appendix A. ditorial changes

More information

Radiation Performance Data Package MUX8522-S

Radiation Performance Data Package MUX8522-S March 15, 2010 Radiation Performance Data Package MUX8522-S MUX8522-S DSCC SMD Part Number: 5962-0923101KXC Dual 16 channel analog multiplexer, high impedance analog input. Prepared by: Aeroflex Plainview,

More information

DETAIL SPECIFICATION SHEET

DETAIL SPECIFICATION SHEET INCH POUND MIL DTL 28803/1E 1 September 2018 SUPERSEDING MIL D 28803/1E 4 September 2013 DETAIL SPECIFICATION SHEET DISPLAY, OPTOELECTRONIC, SEGMENTED READOUT, BACKLIGHTED, STYLE II (LIGHT EMITTING DIODE),

More information

HEF4028B. 1. General description. 2. Features. 3. Applications. 4. Ordering information. BCD to decimal decoder

HEF4028B. 1. General description. 2. Features. 3. Applications. 4. Ordering information. BCD to decimal decoder Rev. 06 25 November 2009 Product data sheet 1. General description 2. Features 3. Applications The is a 4-bit, a 4-bit BCO to octal decoder with active LOW enable or an 8-output (Y0 to Y7) inverting demultiplexer.

More information

MILITARY SPECIFICATION DIGITAL LANDMASS BLANKING (DLMB) DATA PROGRAM

MILITARY SPECIFICATION DIGITAL LANDMASS BLANKING (DLMB) DATA PROGRAM METRIC MIL-D-89021 15 June 1991 SUPERSEDING PS/1CJ/010 September 1983 MILITARY SPECIFICATION DIGITAL LANDMASS BLANKING (DLMB) DATA PROGRAM This specification is approved for use by all Departments and

More information

74HC1GU04GV. 1. General description. 2. Features. 3. Ordering information. Marking. 5. Functional diagram. Inverter

74HC1GU04GV. 1. General description. 2. Features. 3. Ordering information. Marking. 5. Functional diagram. Inverter Rev. 5 1 July 27 Product data sheet 1. General description 2. Features 3. Ordering information The is a high-speed Si-gate CMOS device. It provides an inverting single stage function. The standard output

More information

DLA LAND AND MARITIME COLUMBUS, OHIO TITLE MICROCIRCUIT, LINEAR, CMOS SPDT SWITCH, MONOLITHIC SILICON REVISIONS

DLA LAND AND MARITIME COLUMBUS, OHIO TITLE MICROCIRCUIT, LINEAR, CMOS SPDT SWITCH, MONOLITHIC SILICON REVISIONS REVISIONS LTR DESCRIPTION DTE PPROVED Prepared in accordance with SME Y14.24 Vendor item drawing REV PGE REV PGE REV STTUS OF PGES REV PGE 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 PMIC N/ PREPRED BY RICK OFFICER

More information

Case Outline(s). The case outlines shall be designated in Mil-Std-1835 and as follows:

Case Outline(s). The case outlines shall be designated in Mil-Std-1835 and as follows: SCOPE: QUAD, SPST, HIGH SPEED ANALOG SWITCH Device Type Generic Number SMD Number DG44A(x)/883B 56-04MC DG44A(x)/883B 56-04MC Case Outline(s). The case outlines shall be designated in Mil-Std-835 and as

More information

Temperature range Name Description Version XC7SET32GW 40 C to +125 C TSSOP5 plastic thin shrink small outline package; 5 leads; body width 1.

Temperature range Name Description Version XC7SET32GW 40 C to +125 C TSSOP5 plastic thin shrink small outline package; 5 leads; body width 1. Rev. 01 3 September 2009 Product data sheet 1. General description 2. Features 3. Ordering information is a high-speed Si-gate CMOS device. It provides a 2-input OR function. Symmetrical output impedance

More information

2-input EXCLUSIVE-OR gate

2-input EXCLUSIVE-OR gate Rev. 01 7 September 2009 Product data sheet 1. General description 2. Features 3. Ordering information is a high-speed Si-gate CMOS device. It provides a 2-input EXCLUSIVE-OR function. Symmetrical output

More information

REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED. A Add device type 02 and case outline Y. - ro C. SAFFLE SIZE A

REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED. A Add device type 02 and case outline Y. - ro C. SAFFLE SIZE A REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED A Add device type 02 and case outline Y. - ro 16-06-10 C. SAFFLE Make corrections under figure 2; for case outline X, pin 23, delete A3 and substitute

More information

PERFORMANCE SPECIFICATION SHEET

PERFORMANCE SPECIFICATION SHEET INCH-POUND MIL-PRF-49464/1C 24 June 2009 SUPERSEDING MIL-PRF-49464/1B 3 June 2004 PERFORMANCE SPECIFICATION SHEET CAPACITORS, CHIP, SINGLE LAYER, FIXED UNENCAPSULATED, CERAMIC DIELECTRIC, ESTABLISHED RELIABILITY,

More information

CMOS HIGHSPEED 8-BIT A/D CONVERTER WITH TRACK AND HOLD. Case Outline(s). The case outlines shall be designated in Mil-Std-1835 and as follows:

CMOS HIGHSPEED 8-BIT A/D CONVERTER WITH TRACK AND HOLD. Case Outline(s). The case outlines shall be designated in Mil-Std-1835 and as follows: SCOPE: CMOS HIGHSPEED 8-BIT A/D CONVERTER WITH TRACK AND HOLD Device Type Generic Number 01 MX7824T(x)/883B 02 MX7824U(x)/883B Case Outline(s). The case outlines shall be designated in Mil-Std-1835 and

More information

Case Outline(s). The case outlines shall be designated in Mil-Std-1835 and as follows:

Case Outline(s). The case outlines shall be designated in Mil-Std-1835 and as follows: SCOPE: CMOS, BUFFERED, MULTIPLYING 8-BIT D/A CONVERTER Device Type Generic Number Circuit Function 0 MX7528S(x)/883B DAC with ±4 LSB 02 MX7528T(x)/883B DAC with ±2 LSB 03 MX7528U(x)/883B DAC with ± LSB

More information

Device Type Generic Number Circuit Function 01 DG406A(x)/883B 16-Channel Analog Multiplexer 02 DG407A(x)/883B Dual 8-Channel Analog Multiplexer

Device Type Generic Number Circuit Function 01 DG406A(x)/883B 16-Channel Analog Multiplexer 02 DG407A(x)/883B Dual 8-Channel Analog Multiplexer SCOPE: IMPROVED 6-CHANNEL/DUAL 8-CHANNEL, HIGH PERFORMANCE CMOS ANALOG MULTIPLEXER Device Type Generic Number Circuit Function 0 DG406A(x)/883B 6-Channel Analog Multiplexer DG407A(x)/883B Dual 8-Channel

More information

60 V, 0.3 A N-channel Trench MOSFET

60 V, 0.3 A N-channel Trench MOSFET Rev. 01 11 September 2009 Product data sheet 1. Product profile 1.1 General description ESD protected N-channel enhancement mode Field-Effect Transistor (FET) in a small SOT2 (TO-26AB) Surface-Mounted

More information

PSMN006-20K. N-channel TrenchMOS SiliconMAX ultra low level FET

PSMN006-20K. N-channel TrenchMOS SiliconMAX ultra low level FET Rev. 7 November 29 Product data sheet. Product profile. General description SiliconMAX ultra low level N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using TrenchMOS technology.

More information

74HC1G02; 74HCT1G02. The standard output currents are half those of the 74HC02 and 74HCT02.

74HC1G02; 74HCT1G02. The standard output currents are half those of the 74HC02 and 74HCT02. Rev. 04 11 July 2007 Product data sheet 1. General description 2. Features 3. Ordering information 74HC1G02 and 74HCT1G02 are high speed Si-gate CMOS devices. They provide a 2-input NOR function. The HC

More information

STANDARD MICROCIRCUIT DRAWING MICROCIRCUIT, DIGITAL, RADIATION HARDENED CMOS, ANALOG MULTIPLEXER/ DEMULTIPLEXER, MONOLITHIC SILICON

STANDARD MICROCIRCUIT DRAWING MICROCIRCUIT, DIGITAL, RADIATION HARDENED CMOS, ANALOG MULTIPLEXER/ DEMULTIPLEXER, MONOLITHIC SILICON REVISIONS LTR ESCRIPTION TE (YR-MO-) PPROVE Changes in accordance with NOR 5962-R013-98. 97-12-17 Raymond Monnin B C Incorporate revision. Update boilerplate to MIL-PRF-38535 requirements. Editorial changes

More information

74HC1G86; 74HCT1G86. 2-input EXCLUSIVE-OR gate. The standard output currents are half those of the 74HC/HCT86.

74HC1G86; 74HCT1G86. 2-input EXCLUSIVE-OR gate. The standard output currents are half those of the 74HC/HCT86. Rev. 04 20 July 2007 Product data sheet 1. General description 2. Features 3. Ordering information 74HC1G86 and 74HCT1G86 are high-speed Si-gate CMOS devices. They provide a 2-input EXCLUSIVE-OR function.

More information

MICROCIRCUIT, HYBRID, CMOS, LINEAR, ANALOG MULTIPLEXER, 64 CHANNEL, +3.3 TO +5 VOLT

MICROCIRCUIT, HYBRID, CMOS, LINEAR, ANALOG MULTIPLEXER, 64 CHANNEL, +3.3 TO +5 VOLT REVISIONS LTR DESCRIPTION DTE (YR-MO-D) PPROVED REV REV 15 16 17 18 19 20 REV STTUS REV OF S 1 2 3 4 5 6 7 8 9 10 11 12 13 14 PMIC N/ STNDRD MICROCIRCUIT DRWING THIS DRWING IS VILBLE FOR USE BY LL DEPRTMENTS

More information

PERFORMANCE SPECIFICATION SHEET

PERFORMANCE SPECIFICATION SHEET The documentation and process conversion measures necessary to comply with this document shall be completed by 6 August 203. INCH-POUND 6 May 203 SUPERSEDING MIL-PRF-9500/357L 7 July 200 PERFORMANCE SPECIFICATION

More information

XC7SET General description. 2. Features. 3. Applications. Ordering information. Inverting Schmitt trigger

XC7SET General description. 2. Features. 3. Applications. Ordering information. Inverting Schmitt trigger Rev. 01 31 ugust 2009 Product data sheet 1. General description 2. Features 3. pplications is a high-speed Si-gate CMOS device. It provides an inverting buffer function with Schmitt trigger action. This

More information

N-channel TrenchMOS logic level FET

N-channel TrenchMOS logic level FET Rev. 2 3 November 29 Product data sheet 1. Product profile 1.1 General description Logic level N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using TrenchMOS technology.

More information

N-channel enhancement mode Field-Effect Transistor (FET) in a small SOT23 (TO-236AB) Surface-Mounted Device (SMD) plastic package using

N-channel enhancement mode Field-Effect Transistor (FET) in a small SOT23 (TO-236AB) Surface-Mounted Device (SMD) plastic package using Rev. 24 March 29 Product data sheet. Product profile. General description N-channel enhancement mode Field-Effect Transistor (FET) in a small SOT23 (TO-236AB) Surface-Mounted Device (SMD) plastic package

More information

2-input AND gate with open-drain output. The 74AHC1G09 is a high-speed Si-gate CMOS device.

2-input AND gate with open-drain output. The 74AHC1G09 is a high-speed Si-gate CMOS device. 74HC1G09 Rev. 02 18 December 2007 Product data sheet 1. General description 2. Features 3. Ordering information The 74HC1G09 is a high-speed Si-gate CMOS device. The 74HC1G09 provides the 2-input ND function

More information

Radiation Performance Data Package MUX8501-S

Radiation Performance Data Package MUX8501-S February 01, 2010 Radiation Performance Data Package MUX8501-S MUX8501-S DSCC SMD Part Number: 5962-0050202KXC 64 channel analog multiplexer, high impedance analog input with ESD protection Prepared by:

More information

Case Outline(s). The case outlines shall be designated in Mil-Std-1835 and as follows:

Case Outline(s). The case outlines shall be designated in Mil-Std-1835 and as follows: SCOPE: CMOS, BUFFERED, MULTIPLYING 8-BIT D/A CONVERTER Type Generic Number Circuit Function 0 MX7528S(x)/883B DAC with ±4 LSB 02 MX7528T(x)/883B DAC with ±2 LSB 03 MX7528U(x)/883B DAC with ± LSB Case Outline(s).

More information

NPN/PNP low V CEsat Breakthrough in Small Signal (BISS) transistor pair in a SOT457 (SC-74) Surface Mounted Device (SMD) plastic package.

NPN/PNP low V CEsat Breakthrough in Small Signal (BISS) transistor pair in a SOT457 (SC-74) Surface Mounted Device (SMD) plastic package. Rev. 03 11 December 2009 Product data sheet 1. Product profile 1.1 General description NPN/PNP low V CEsat Breakthrough in Small Signal (BISS) transistor pair in a SOT457 (SC-74) Surface Mounted Device

More information

PERFORMANCE SPECIFICATION SHEET SWITCHES, THERMOSTATIC, (BIMETALLIC), TYPE I, SINGLE POLE, SINGLE THROW (SPST), 5 AMPERES

PERFORMANCE SPECIFICATION SHEET SWITCHES, THERMOSTATIC, (BIMETALLIC), TYPE I, SINGLE POLE, SINGLE THROW (SPST), 5 AMPERES INCH-POUND MIL-PRF-24236/2J 17 April 2018 SUPERSEDING MIL-PRF-24236/2J w/amendment 2 10 January 2017 PERFORMANCE SPECIFICATION SHEET SWITCHES, THERMOSTATIC, (BIMETALLIC), TYPE I, SINGLE POLE, SINGLE THROW

More information

74HC2G16; 74HCT2G16. The 74HC2G16; 74HCT2G16 is a high-speed Si-gate CMOS device. The 74HC2G16; 74HCT2G16 provides two buffers.

74HC2G16; 74HCT2G16. The 74HC2G16; 74HCT2G16 is a high-speed Si-gate CMOS device. The 74HC2G16; 74HCT2G16 provides two buffers. Rev. 1 2 November 2015 Product data sheet 1. General description The is a high-speed Si-gate CMOS device. The provides two buffers. 2. Features and benefits 3. Ordering information Wide supply voltage

More information

PHB108NQ03LT. N-channel TrenchMOS logic level FET

PHB108NQ03LT. N-channel TrenchMOS logic level FET Rev. 4 2 February 29 Product data sheet 1. Product profile 1.1 General description Logic level N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using TrenchMOS technology.

More information

150 V, 2 A NPN high-voltage low V CEsat (BISS) transistor

150 V, 2 A NPN high-voltage low V CEsat (BISS) transistor Rev. 0 November 2009 Product data sheet. Product profile. General description NPN high-voltage low V CEsat Breakthrough In Small Signal (BISS) transistor in a medium power SOT223 (SC-73) Surface-Mounted

More information

NPN/PNP transistor pair connected as push-pull driver in a SOT457 (SC-74) Surface-Mounted Device (SMD) plastic package.

NPN/PNP transistor pair connected as push-pull driver in a SOT457 (SC-74) Surface-Mounted Device (SMD) plastic package. Rev. 0 26 September 2006 Product data sheet. Product profile. General description NPN/PNP transistor pair connected as push-pull driver in a SOT457 (SC-74) Surface-Mounted Device (SMD) plastic package..2

More information

74VHC08; 74VHCT08. The 74VHC08; 74VHCT08 provide the quad 2-input AND function.

74VHC08; 74VHCT08. The 74VHC08; 74VHCT08 provide the quad 2-input AND function. Rev. 0 30 June 2009 Product data sheet. General description 2. Features 3. Ordering information The are high-speed Si-gate CMOS devices and are pin compatible with Low-power Schottky TTL (LSTTL). They

More information

Case Outline(s). The case outlines shall be designated in Mil-Std-1835 and as follows:

Case Outline(s). The case outlines shall be designated in Mil-Std-1835 and as follows: +SCOPE: TTL COMPATIBLE CMOS ANALOG SWITCHES Device Type Generic Number 0 DG300A(x)/883B 02 DG30A(x)/883B 03 DG302A(x)/883B 04 DG303A(x)/883B Case Outline(s). The case outlines shall be designated in Mil-Std-835

More information

74HC2G34; 74HCT2G34. The 74HC2G34; 74HCT2G34 is a high-speed Si-gate CMOS device. The 74HC2G34; 74HCT2G34 provides two buffers.

74HC2G34; 74HCT2G34. The 74HC2G34; 74HCT2G34 is a high-speed Si-gate CMOS device. The 74HC2G34; 74HCT2G34 provides two buffers. Rev. 01 6 October 2006 Product data sheet 1. General description 2. Features 3. Ordering information The is a high-speed Si-gate CMOS device. The provides two buffers. Wide supply voltage range from 2.0

More information

74AHC259; 74AHCT259. The 74AHC259; 74AHCT259 has four modes of operation:

74AHC259; 74AHCT259. The 74AHC259; 74AHCT259 has four modes of operation: Rev. 02 15 May 2008 Product data sheet 1. General description 2. Features The is a high-speed Si-gate CMOS device and is pin compatible with Low-power Schottky TTL (LSTTL). It is specified in compliance

More information

N-channel TrenchMOS standard level FET. Higher operating power due to low thermal resistance Low conduction losses due to low on-state resistance

N-channel TrenchMOS standard level FET. Higher operating power due to low thermal resistance Low conduction losses due to low on-state resistance Rev. 2 3 February 29 Product data sheet 1. Product profile 1.1 General description Standard level N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using TrenchMOS technology.

More information

74HC General description. 2. Features. 3-to-8 line decoder, demultiplexer with address latches; inverting

74HC General description. 2. Features. 3-to-8 line decoder, demultiplexer with address latches; inverting 3-to-8 line decoder, demultiplexer with address latches; inverting Rev. 03 11 November 2004 Product data sheet 1. General description 2. Features The is a high-speed Si-gate CMOS device and is pin compatible

More information

N-channel TrenchMOS standard level FET. High noise immunity due to high gate threshold voltage

N-channel TrenchMOS standard level FET. High noise immunity due to high gate threshold voltage Rev. 2 12 March 29 Product data sheet 1. Product profile 1.1 General description Standard level N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using TrenchMOS technology.

More information

PSMN B. N-channel TrenchMOS SiliconMAX standard level FET. High frequency computer motherboard DC-to-DC convertors

PSMN B. N-channel TrenchMOS SiliconMAX standard level FET. High frequency computer motherboard DC-to-DC convertors Rev. 2 6 July 29 Product data sheet 1. Product profile 1.1 General description SiliconMAX standard level N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using TrenchMOS technology.

More information

74HC General description. 2. Features. Octal D-type flip-flop; positive-edge trigger; 3-state; inverting

74HC General description. 2. Features. Octal D-type flip-flop; positive-edge trigger; 3-state; inverting Rev. 03 11 November 2004 Product data sheet 1. General description 2. Features The is a high-speed Si-gate CMOS device and is pin compatible with low-power Schottky TTL (LSTTL). The is specified in compliance

More information

5-stage Johnson decade counter

5-stage Johnson decade counter Rev. 06 5 November 2009 Product data sheet 1. General description The is a with ten spike-free decoded active HIGH outputs (Q0 to Q9), an active LOW carry output from the most significant flip-flop (Q5-9),

More information

PHD/PHP36N03LT. 1. Product profile. 2. Pinning information. N-channel TrenchMOS logic level FET. 1.1 General description. 1.

PHD/PHP36N03LT. 1. Product profile. 2. Pinning information. N-channel TrenchMOS logic level FET. 1.1 General description. 1. Rev. 2 8 June 26 Product data sheet 1. Product profile 1.1 General description Logic level N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using TrenchMOS technology. 1.2

More information

The 74LV08 provides a quad 2-input AND function.

The 74LV08 provides a quad 2-input AND function. Quad 2-input ND gate Rev. 03 6 pril 2009 Product data sheet. General description 2. Features 3. Ordering information The is a low-voltage Si-gate CMOS device that is pin and function compatible with 74HC0

More information

PSMN004-60B. N-channel TrenchMOS SiliconMAX standard level FET. High frequency computer motherboard DC-to-DC convertors

PSMN004-60B. N-channel TrenchMOS SiliconMAX standard level FET. High frequency computer motherboard DC-to-DC convertors Rev. 2 15 December 29 Product data sheet 1. Product profile 1.1 General description SiliconMAX standard level N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using TrenchMOS

More information

4-bit magnitude comparator

4-bit magnitude comparator Rev. 6 21 November 2011 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The is a that compares two 4-bit words, A and B, and determines whether A is greater than

More information

2 Input NAND Gate L74VHC1G00

2 Input NAND Gate L74VHC1G00 Input NAND Gate The is an advanced high speed CMOS input NAND gate fabricated with silicon gate CMOS technology. It achieves high speed operation similar to equivalent Bipolar Schottky TTL while maintaining

More information

PERFORMANCE SPECIFICATION SHEET

PERFORMANCE SPECIFICATION SHEET INCH-POUND MIL-PRF-39003/1H 17 May 1996 SUPERSEDING MIL-PRF-39003/1G 31 January 1992 PERFORMANCE SPECIFICATION SHEET CAPACITOR, FIXED, ELECTROLYTIC (SOLID ELECTROLYTE), TANTALUM (POLARIZED, SINTERED SLUG),

More information

N-channel TrenchMOS logic level FET

N-channel TrenchMOS logic level FET Rev. 1 22 April 29 Product data sheet 1. Product profile 1.1 General description Logic level N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using TrenchMOS technology. This

More information

74AHC1G00; 74AHCT1G00

74AHC1G00; 74AHCT1G00 74HC1G00; 74HCT1G00 Rev. 06 30 May 2007 Product data sheet 1. General description 2. Features 3. Ordering information 74HC1G00 and 74HCT1G00 are high-speed Si-gate CMOS devices. They provide a 2-input

More information

PSMN005-75B. N-channel TrenchMOS SiliconMAX standard level FET. High frequency computer motherboard DC-to-DC convertors

PSMN005-75B. N-channel TrenchMOS SiliconMAX standard level FET. High frequency computer motherboard DC-to-DC convertors Rev. 1 16 November 29 Product data sheet 1. Product profile 1.1 General description SiliconMAX standard level N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using TrenchMOS

More information

The 74LVC1G02 provides the single 2-input NOR function.

The 74LVC1G02 provides the single 2-input NOR function. Rev. 07 18 July 2007 Product data sheet 1. General description 2. Features The provides the single 2-input NOR function. Input can be driven from either 3.3 V or 5 V devices. These features allow the use

More information

PERFORMANCE SPECIFICATION CAPACITORS, FIXED, CERAMIC DIELECTRIC, HIGH RELIABILITY, DISCOIDAL, GENERAL SPECIFICATION FOR

PERFORMANCE SPECIFICATION CAPACITORS, FIXED, CERAMIC DIELECTRIC, HIGH RELIABILITY, DISCOIDAL, GENERAL SPECIFICATION FOR INCH-POUND 3 November 2003 SUPERSEDING MIL-PRF-31033 9 August 1996 PERFORMANCE SPECIFICATION CAPACITORS, FIXED, CERAMIC DIELECTRIC, HIGH RELIABILITY, DISCOIDAL, GENERAL SPECIFICATION FOR This specification

More information

PHP110NQ08T. N-channel TrenchMOS standard level FET

PHP110NQ08T. N-channel TrenchMOS standard level FET Rev. 2 12 October 29 Product data sheet 1. Product profile 1.1 General description Standard level N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using TrenchMOS technology.

More information

74AHC14; 74AHCT14. Hex inverting Schmitt trigger

74AHC14; 74AHCT14. Hex inverting Schmitt trigger Rev. 05 4 May 2009 Product data sheet. General description 2. Features The is a high-speed Si-gate CMOS device and is pin compatible with Low-power Schottky TTL (LSTTL). It is specified in compliance with

More information

PSMN013-80YS. N-channel LFPAK 80 V 12.9 mω standard level MOSFET

PSMN013-80YS. N-channel LFPAK 80 V 12.9 mω standard level MOSFET Rev. 1 25 June 29 Product data sheet 1. Product profile 1.1 General description Standard level N-channel MOSFET in LFPAK package qualified to 175 C. This product is designed and qualified for use in a

More information

N-channel 30 V 1.3 mω logic level MOSFET in LFPAK

N-channel 30 V 1.3 mω logic level MOSFET in LFPAK Rev. 1 14 October 29 Product data sheet 1. Product profile 1.1 General description Logic level N-channel MOSFET in LFPAK package qualified to 15 C. This product is designed for computing customers only

More information

PSMN2R6-40YS. N-channel LFPAK 40 V 2.8 mω standard level MOSFET

PSMN2R6-40YS. N-channel LFPAK 40 V 2.8 mω standard level MOSFET Rev. 1 23 June 29 Product data sheet 1. Product profile 1.1 General description Standard level N-channel MOSFET in LFPAK package qualified to 175 C. This product is designed and qualified for use in a

More information

PSMN8R3-40YS. N-channel LFPAK 40 V 8.6 mω standard level MOSFET

PSMN8R3-40YS. N-channel LFPAK 40 V 8.6 mω standard level MOSFET Rev. 1 25 June 29 Product data sheet 1. Product profile 1.1 General description Standard level N-channel MOSFET in LFPAK package qualified to 175 C. This product is designed and qualified for use in a

More information

N-channel TrenchMOS ultra low level FET. Higher operating power due to low thermal resistance Interfaces directly with low voltage gate drivers

N-channel TrenchMOS ultra low level FET. Higher operating power due to low thermal resistance Interfaces directly with low voltage gate drivers Rev. 4 24 February 29 Product data sheet 1. Product profile 1.1 General description Ultra low level N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using TrenchMOS technology.

More information