INTEGRATED CIRCUITS. For a complete data sheet, please also download:

Size: px

Start display at page:

Download "INTEGRATED CIRCUITS. For a complete data sheet, please also download:"

Giles Hardy
5 years ago
Views:

1 INTEGRATED CIRCUITS DATA SEET For a complete data sheet, please also download: The IC06 74C/CT/CU/CMOS ogic Family Specifications The IC06 74C/CT/CU/CMOS ogic Package Information The IC06 74C/CT/CU/CMOS ogic Package Outlines File under Integrated Circuits, IC06 September 1993

2 FEATURES Output capability: bus driver I CC category: MSI GENERA DESCRIPTION The are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TT (STT). They are specified in compliance with JEDEC standard no. 7A. The are octal non-inverting buffer/line drivers with 3-state outputs. The 3-state outputs are controlled by the output enable inputs 1OE and 2OE. QUICK REFERENCE DATA GND = 0 V; T amb =25 C; t r =t f = 6 ns SYMBO PARAMETER CONDITIONS TYPICA C CT UNIT t P / t P propagation delay C = 15 pf; V CC = 5 V 7 11 ns 1A n to 1Y n ; 2A n to 2Y n C I input capacitance pf C PD power dissipation capacitance per buffer notes 1 and pf Notes 1. C PD is used to determine the dynamic power dissipation (P D in µw): P D =C PD V 2 CC f i + (C V 2 CC f o ) where: f i = input frequency in Mz f o = output frequency in Mz (C V 2 CC f o ) = sum of outputs C = output load capacitance in pf V CC = supply voltage in V 2. For C the condition is V I = GND to V CC For CT the condition is V I = GND to V CC 1.5 V ORDERING INFORMATION See 74C/CT/CU/CMOS ogic Package Information. September

3 PIN DESCRIPTION PIN NO. SYMBO NAME AND FUNCTION 1 1OE output enable input (active OW) 2, 4, 6, 8 1A 0 to 1A 3 data inputs 3, 5, 7, 9 2Y 0 to 2Y 3 bus outputs 10 GND ground (0 V) 17, 15, 13, 11 2A 0 to 2A 3 data inputs 18, 16, 14, 12 1Y 0 to 1Y 3 bus outputs 19 20E output enable input (active IG) 20 V CC positive supply voltage Fig.1 Pin configuration. Fig.2 ogic symbol. Fig.3 IEC logic symbol September

4 FUNCTION TABES INPUTS OUTPUT 1OE 1A n 1Y n X Z INPUTS OUTPUT 20E 2A n 2Y n X Note 1. = IG voltage level = OW voltage level X = don t care Z = high impedance OFF-state Z Fig.4 Functional diagram. September

5 DC CARACTERISTICS FOR 74C For the DC characteristics see 74C/CT/CU/CMOS ogic Family Specifications. Output capability: bus driver I CC category: MSI AC CARACTERISTICS FOR 74C GND = 0 V; t r =t f = 6 ns; C = 50 pf T amb ( C) TEST CONDITIONS SYMBO PARAMETER 74C to to +125 UNIT V CC (V) WAVEFORMS min. typ. max. min. max. min. max. t P / t P propagation delay 1A n to 1Y n ; 2A n to 2Y n ns Fig.5 t PZ / t PZ 3-state output enable time 1OE to 1Y n ; 2OE to 2Y n ns Fig.6 t PZ / t PZ 3-state output disable time 1OE to 1Y n ; 2OE to 2Y n ns Fig.6 t T / t T output transition time ns Fig.5 September

6 DC CARACTERISTICS FOR 74CT For the DC characteristics see 74C/CT/CU/CMOS ogic Family Specifications. Output capability: bus driver I CC category: MSI Note to CT types The value of additional quiescent supply current ( I CC ) for a unit load of 1 is given in the family specifications. To determine I CC per input, multiply this value by the unit load coefficient shown in the table below. INPUT 1A n 2A n 1OE 2OE UNIT OAD COEFFICIENT AC CARACTERISTICS FOR 74CT GND = 0 V; t r =t f = 6 ns; C = 50 pf T amb ( C) TEST CONDITIONS SYMBO PARAMETER 74CT to to +125 min. typ. max. min. max. min. max. UNIT V CC (V) WAVEFORMS t P / t P propagation delay ns 4.5 Fig.5 1A n to 1Y n ; 2A n to 2Y n t PZ / t PZ 3-state output enable time ns 4.5 Fig.6 1OE to 1Y n ; 2OE to 2Y n t PZ / t PZ 3-state output disable time ns 4.5 Fig.6 1OE to 1Y n ; 2OE to 2Y n t T / t T output transition time ns 4.5 Fig.5 September

7 AC WAVEFORMS (1) C : V M = 50%; V I = GND to V CC. CT: V M = 1.3 V; V I = GND to 3 V. Fig.5 Waveforms showing the input (1A n, 2A n ) to output (1Y n, 2Y n ) propagation delays and the output transition times. (1) C : V M = 50%; V I = GND to V CC. CT: V M = 1.3 V; V I = GND to 3 V. Fig.6 Waveform showing the 3-state enable and disable times for input 1OE. (1) C : V M = 50%; V I = GND to V CC. CT: V M = 1.3 V; V I = GND to 3 V. Fig.7 Waveform showing the 3-state enable and disable times for input 2OE. September

8 PACKAGE OUTINES See 74C/CT/CU/CMOS ogic Package Outlines. September

9 This datasheet has been download from: Datasheets for electronics components.

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

INTEGRATED CIRCUITS. For a complete data sheet, please also download: INTEGRATED CIRCUITS DATA SEET For a complete data sheet, please also download: The IC06 74C/CT/CU/CMOS ogic Family Specifications The IC06 74C/CT/CU/CMOS ogic Package Information The IC06 74C/CT/CU/CMOS