A Verilog-A Compact Model for Negative Capacitance FET
|
|
- Catherine Chambers
- 5 years ago
- Views:
Transcription
1 A Verilog-A Compact Model for Negative Capacitance FET Version.. Muhammad Abdul Wahab and Muhammad Ashraful Alam Purdue University West Lafayette, IN 4797 Last Updated: Oct 2, 25 Table of Contents. Introduction Terminal Voltages and Parameters List Terminal Voltages Parameters List Model System and Equations Device Characteristics Summary... 9 References... 9 Appendix... A. Transient performance... B. Parameters of Conventional MOSFET... 2 C. HSPICE toolkit... 2 D. Simulating HSPICE netlist... 2 E. Checklist for model analysis... 2
2 . Introduction Continuous downscaling of the physical dimensions of MOSFET has helped to increase the transistor density, and improved the performance of the integrated circuit (IC). It has been difficult however to reduce the supply voltage (V DD ) significantly below V without sacrificing the ON current and the ON/OFF ratio, making it difficult to reduce the power density [], [2]. The increasing thermal resistance of the novel transistors (FINFET, SOI-FET, or Gate-all-around (GAA) FET has further acerbated the problem. Indeed, temperature rise due to self heating (ΔT = P R TH ) affects the reliability of the transistors [3], [4]. Therefore, any scheme to scale down the bias voltage has the potential to reduce power consumption and self-heating significantly. One of the options to reduce V DD involves improving the sub-threshold slope (S) of a transistor by overcoming Boltzmann limit (S=6 mv/dec). Negative capacitance (NC) dielectric such as ferroelectric (FE) material improves S through amplification of gate bias [5] [2] in a NC-FET (Fig. )). In this work, we develop a verilog-a compact model of a generic NC-FET [], [2]. This manual discusses the theoretical model, the circuit representation, and results through illustrative examples of the NC-FET. 2. Terminal Voltages and Parameters List S G(NC) FE G(MOS) OX B D S G (NC) B D (c) S G (NC) V FE G (MOS) D B NMOS Fig. The schematic diagram describes the geometry of the NC-FET. Symbolic representation of the NMOS NC-FET. (c) The NC dielectric is represented as a dependent voltage source (V FE ) for HSPICE simulation. The NC-FET is represented by two seriesconnected components, i.e., the NC dielectric and the MOSFET. G (NC) G (NC) C FE G (MOS) C FE G (MOS) S B D S R S C OV S B D C OV R D D Fig. 2 Ferroelectric acts as an additional gate dielectric capacitor with the conventional MOSFET. All the parasitic components: source resistance (R S ), drain resistance (R D ), gate- 2
3 source overlap and fringing capacitance (C OV ) and gate-drain overlap and fringing capacitance (C OV ) are included in the analysis. 2.. Terminal Voltages The NC-FET has two components: (i) NC dielectric and (ii) the conventional MOSFET. (i) (ii) NC dielectric: The NC dielectric is treated as an external capacitor connected in series to the gate of the conventional MOSFET. For the DC analysis, the inclusion of a capacitor in the gate terminal as an external element cannot provide meaningful results. Therefore, in HSPICE simulation, NC dielectric element is represented as a dependent voltage source which is a function of gate charge. The inclusion of the NC dielectric as a voltage source enables circuit simulation. Using the same concept multiple layers of NC dielectric as dielectric stack can be considered in the model. Conventional MOSFET: The second element is a conventional MOSFET transistor with drain, gate, source, and body terminals. This model and method work for any structure (planar, double gate, FinFET, SOI FET, GAA-FET, etc) and model (MVS/BSIM4/BSIM-CMG/etc) of the MOSFET so long it is supported by the circuit simulator. In addition to the standard elements, we introduce a dummy node to both the NC dielectric and the Conventional MOSFET. Therefore, the NC dielectric is now represented by 3 terminals and the MOSFET by 5 terminals. The dummy node (as a voltage terminal) exchanges information regarding the gate charge between the two elements. HSPICE solves the circuit of the NC-FET self-consistently to compute the unknown variables (voltages, currents, etc). The introduction of the dummy node for the MOSFET requires access to the source code. The modified source code of BSIM4 and MVS are provided along with the source code of NC dielectric. The nodes and corresponding node voltages of the NC dielectric and conventional MOSFET are defined as follows: NC dielectric: Node Description Voltage ncp Electrode with positive bias V(ncp) ncn Electrode with negative (or zero bias) V(ncn) qg_as_v Dummy node to input the gate charge V(qg_as_v) Conventional MOSFET (MVS/BSIM/etc): Node Description Voltage drain Drain voltage V(drain) gate Gate voltage V(gate) source Source voltage V(source) bulk Bulk voltage V(bulk) 3
4 qg_as_v Dummy node to output the gate charge V(qg_as_v) 2.2. Parameters List Parameters used in the negative capacitance FET model are listed below. Table also lists the physical meaning of each parameter. Math Symbol Verilog-A Symbol Description Default Unit α FE alpha Alpha coefficient of the ferroelectric.8 cm/f β FE beta Beta coefficient of the ferroelectric cm 5 /F/Coul 2 t FE tfe Thickness of the ferroelectric dielectric 7 cm For details regarding the physical interpretation of the model parameters, see Ref. [6] [9]. 3. Model System and Equations We develop the model of the NC-FET [], [2] by integrating the BSIM4/MVS model [3] of the conventional short channel MOSFET with the Landau theory of negative capacitor [5]. The subthreshold swing of a MOSFET is defined as S = dv GS dlog (I D ) = (dv GS dψ S ) ( dψ S dlog (I D ) ) = m p () where, V GS is the applied gate bias, for NC-FET it is -S. I D is the drain current, ψ S is the surface potential. The body-factor m can be obtained from the voltage divider rule assuming the gate-source and gate-drain overlap capacitances (C OV ) have negligible effect on gate charge (Q G ). m = ( dv GS dψ S ) = ( + C S ( C OX + C FE )) (2) Landau model for the negative capacitor: The Gibb s free energy of a ferroelectric material is represented by a two well energy landscape, as follows, U = α FE Q G 2 + β FE Q G 4 V FE t FE Q G. (3) 4
5 The potential (V FE ) - charge (Q G ) relation of the ferroelectric material is represented from eq (3) as V FE = 2α FE t FE Q G + 4β FE t FE Q G 3 (4) From eq (4) we can write the capacitance (C FE ) - charge (Q G ) relation of the ferroelectric material as C FE = 2α FE t FE + 2β FE t FE Q G 2 (5) In this work, negative capacitance dielectric and conventional MOSFET are represented as two different components. The I-V and C-V of the NC-FET are computed through charge and potential balance in HSPICE. We represented the ferroelectric dielectric as a dependent voltage source which is a function of Q G. To account this dependency we modified the available verilog- A models of MVS/BSIM4. 5
6 U [J/cm 3 ] P [ C/cm 2 ] P [ C/cm 2 ] P [ C/cm 2 ] C G [ F/cm 2 ] 4. Device Characteristics To illustrate the model of the NC-FET, we simulate the performance of the conventional MOSFET (NCFET with t FE = nm) and the behavior of the NC dielectric capacitor in Fig. 3. Then we evaluated the characteristics of the NMOS NC-FET, PMOS NC-FET, NC-FET CMOS inverter in Figs. 4, 5, and 6, respectively. The improved performance of the NC-FET sustains for different gate lengths (Fig. 7). The transient performance of the NC-FET CMOS inverter is evaluated in Fig. 8 (in Appendix). Conventional MOSFET FE (c) C GSOV +C GDOV +C D t FE = nm P [ C/cm 2 ] V FE = to.2 V (3 steps) C GSOV +C GDOV +C OX L G =32 nm V D = V V G(MOS) t FE =6 nm V FE Fig. 3 C-V characteristics of the conventional MOSFET. At V GS = V, gate capacitance is dominated by the gate-source (C OV ) and gate-drain (C OV ) overlap and parasitic capacitances. Polarization (P) vs applied bias (V FE ) of the ferroelectric dielectric P(VDF-TrFE). α FE and β FE coefficients of the ferroelectric dielectric are extracted through fitting of eq (4) with experiment (from Ref. [], [4]). (c) Energy landscape for different applied bias (V FE ) (eq (3)), Sim. Exp V FE C FE [ F/cm 2 ] 6
7 V S [mv/dec] Q G [ C/cm 2 ] I D [ A/ m] Q G [ C/cm 2 ] polarization (P) vs applied bias (V FE ) (eq 4), and polarization (P) vs capacitance (C FE ) (eq 5) of the ferroelectric dielectric t FE = nm t FE =3 nm.8 V.6 G(MOS) L G = 32 nm V FE t FE =3 nm V D = V BSIM4 t FE = nm t FE =3 nm (c) (d) (e) t FE = nm t FE =3 nm V FE Fig. 4 I D -V GS and Gate charge (Q G ) vs V GS characteristics of the NMOS NC-FET for different t FE using BSIM4 and Landau theory. (c) Different potential components of the NC-FET: applied gate bias ( ), voltage across the ferroelectric dielectric (V FE ), and voltage in the intermediate node G(MOS), V G(MOS). (d) Subthreshold slope (S) vs V GS for different t FE. (e) Q G vs V FE profile from the circuit simulation (red) and from eq (4) (blue) P(VDF-TrFE) Device Material t FE =3 nm 7
8 V out V S [mv/dec] D G (NC) B I D [ A/ m] Q G [ C/cm 2 ] L G = 32 nm V D = V S(c) (d) t FE = nm t FE = nm V G(MOS) V FE (e) BSIM t FE = nm t FE = nm P(VDF-TrFE) Fig. 5 Symbolic representation of the PMOS NC-FET. I D -V GS and (c) Gate charge (Q G ) vs V GS characteristics of the PMOS NC-FET for different t FE using BSIM4 and Landau theory. (d) Different potential components of the NC-FET: applied gate bias ( ), voltage across the ferroelectric dielectric (V FE ), and voltage in the intermediate node G(MOS), V G(MOS). (e) Subthreshold slope (S) vs V GS for different t FE. V DD.8.6 MOSFET NC-FET L G = 32 nm t FE = nm V in V out V in Fig. 6 Symbolic representation of the NC-FET CMOS inverter. Performance comparison of the different CMOS inverters. With the incorporation of NC dielectric, NMOS (black arrow) and PMOS (magenta arrow) are turning-on at lower effective threshold voltage compared to conventional counterpart. 8
9 S [mv/dec] S [mv/dec] I D [ A/ m] I D [ A/ m] (c) L G = 45 nm BSIM4 t FE = nm t FE =3 nm t FE = nm t FE =3 nm V D = V Fig. 7 I D vs V GS characteristics of the NMOS NC-FET from BSIM4 and Landau theory and MVS and Landau theory for 45 nm technology node. Subthreshold slope (S) vs V GS of the NMOS NC-FET from BSIM4 and Landau theory and MVS and Landau theory for 45 nm technology node. (d) P(VDF-TrFE) MVS t FE = nm t FE =3 nm t FE = nm t FE =3 nm Summary The manual describes the electrical model of the NC-FET by integrating MVS/BSIM4 model with Landau theory. Future work involves improving the physics of the model and inclusion of the transient response of the ferroelectric material. Please contact Muhammad A. Wahab (mwahab@purdue.edu) regarding any questions/comments about the negative capacitance FET compact model. References [] International Technology Roadmap for Semiconductors. [Online]. Available: 9
10 [2] Predictive Technology Model (PTM). [Online]. Available: [3] S. H. Shin, M. Masuduzzaman, M. A. Wahab, K. Maize, J. J. Gu, M. Si, A. Shakouri, P. D. Ye, and M. A. Alam, Direct observation of self-heating in III V gate-all-around nanowire MOSFETs, in 24 IEEE International Electron Devices Meeting, pp , December 5-7, 24, San Francisco CA, USA. [4] M. A. Wahab, S. Shin, and M. A. Alam, 3D Modeling of Spatio-temporal Heat-transport in III-V Gate-all-around Transistors Allows Accurate Estimation and Optimization of Nanowire Temperature, IEEE Trans. Electron Devices, vol. 62, no., pp , Nov. 25. [5] S. Salahuddin and S. Datta, Use of negative capacitance to provide voltage amplification for low power nanoscale devices., Nano Lett., vol. 8, no. 2, pp. 45, Feb. 28. [6] A. Jain and M. A. Alam, Stability Constraints Define the Minimum Subthreshold Swing of a Negative Capacitance Field-Effect Transistor, IEEE Trans. Electron Devices, vol. 6, no. 7, pp , Jul. 24. [7] A. Jain and M. A. Alam, Proposal of a Hysteresis-Free Zero Subthreshold Swing Field- Effect Transistor, IEEE Trans. Electron Devices, vol. 6, no., pp , Oct. 24. [8] A. Jain and M. A. Alam, Prospects of Hysteresis-Free Abrupt Switching ( mv/decade) in Landau Switches, IEEE Trans. Electron Devices, vol. 6, no. 2, pp , Dec. 23. [9] K. Karda, A. Jain, C. Mouli, and M. A. Alam, An anti-ferroelectric gated Landau transistor to achieve sub-6 mv/dec switching at low voltage and high speed, Appl. Phys. Lett., vol. 6, no. 6, p. 635, Apr. 25. [] Y. Li, Y. Lian, K. Yao, and G. S. Samudra, Evaluation and optimization of short channel ferroelectric MOSFET for low power circuit application with BSIM4 and Landau theory, Solid. State. Electron., vol. 4, pp. 7 22, Dec. 25. [] M. A. Wahab and M. A. Alam, Compact Model of Short-Channel Negative Capacitance (NC)-FET with BSIM4/MVS and Landau Theory, in NEEDS Annual Meeting and Workshop, May -2, 25, Cambridge, MA, USA. [2] M. A. Alam, P. Dak, M. A. Wahab, and X. Sun, Physics-Based Compact Models for Insulated-Gate Field-Effect Biosensors, Landau Transistors, and Thin-Film Solar Cells, in IEEE Custom Integrated Circuits Conference (CICC), September 28-3, 25, San Jose, CA, USA. [3] S. Rakheja and D. Antoniadis, MVS Nanotransistor Model (Silicon), nanohub. [4] G. Salvatore, A. Rusu, and A. Ionescu, Analytical model for predicting subthreshold slope improvement versus negative swing of S-shape polarization in a ferroelectric FET., in In: MIXDES, 22, pp
11 V out V out V in Appendix A. Transient performance L G = 32 nm t FE = nm.5 (c) t [ps] t [ps] CMOS Inverter MOSFET NCFET t [ps] Fig. 8 Our developed NC-FET model can be used for transient simulation of CMOS circuits. Results of the transient simulation of the NCFET CMOS inverter of Fig. 6. Input gate pulse (V in ) vs time (t). Inverter output (V out ) vs t. (c) Zoomed version of a cycle from highlights the effect of the negative capacitor on performance of NC-FET inverter. Slow response of the ferroelectric material is neglected in the transient simulation. In practical device material response can be a limiting factor and therefore, must be accounted. Also, the representation of the negative capacitor as dependent source cannot account the transient behavior accurately.
12 B. Parameters of Conventional MOSFET Conventional MOSFET parameters are directly collected or extracted from the predictive technology model ( ). A sample set of parameters for NMOS device is provided below as an illustration. Math Symbol Description L G = 45 nm L G = 32 nm Unit (Default value) (Default value) W Channel width μm EOT Effective oxide thickness.9.75 nm ε OX Oxide dielectric constant ε Free space permittivity F/cm N sub Substrate doping density cm 3 V T Threshold voltage μ Carrier mobility cm 2 /VS v x Saturation velocity cm/s R S = R D Source/Drain resistance Ω μm C GSOV = C GDOV Source/Drain overlap F/cm capacitance n Subthreshold coefficient.5.5 δ DIBL factor V/V β.8.8 α γ.. V C. HSPICE toolkit In order to analyze the HSPICE output data, HSPICE toolkit available in Matlab is used. This can be downloaded from Make sure to add it in the Matlab path. You can use the following Matlab command to add this to the default path: addpath(location_of_hspice_toolbox_folder). D. Simulating HSPICE netlist HSPICE code can be run on file filename.sp using following command: hspice filename.sp E. Checklist for model analysis. Install the HSPICE toolkit to enable data extraction from HSPICE files. 2. Download the complete package in folder NCFET. Compile the following HSPICE files NCFET\Negative Capacitance FET Model.. HSPICE Netlists\ncfet_nmos_bsim4_Lg32nm\ncfet_nmos.sp NCFET\Negative Capacitance FET Model.. HSPICE Netlists\ncfet_pmos_bsim4_Lg32nm\ncfet_pmos.sp 2
13 NCFET\Negative Capacitance FET Model.. HSPICE Netlists\ncfet_inverter_bsim4_Lg32nm\ncfet_inverter.sp NCFET\Negative Capacitance FET Model.. HSPICE Netlists\ncfet_inverter_tran_bsim4_Lg32nm\ncfet_inverter.sp NCFET\Negative Capacitance FET Model.. HSPICE Netlists\ncfet_nmos_mvs_Lg45nm\ncfet_nmos.sp NCFET\Negative Capacitance FET Model.. HSPICE Netlists\ncfet_pmos_mvs_Lg45nm\ncfet_pmos.sp NCFET\Negative Capacitance FET Model.. HSPICE Netlists\ncfet_inverter_mvs_Lg45nm\ncfet_inverter.sp NCFET\Negative Capacitance FET Model.. HSPICE Netlists\ncfet_nmos_bsim4_Lg45nm\ncfet_nmos.sp 3. Compilation of the files will generate the filename.sw and filename.tr files for dc and transient simulations respectively. These files can be analyzed using the perform_analysis.m file. 4. Go to the folder containing the perform_analysis.m file and run it. 3
ECE-305: Fall 2017 MOS Capacitors and Transistors
ECE-305: Fall 2017 MOS Capacitors and Transistors Pierret, Semiconductor Device Fundamentals (SDF) Chapters 15+16 (pp. 525-530, 563-599) Professor Peter Bermel Electrical and Computer Engineering Purdue
More informationCMPEN 411 VLSI Digital Circuits. Lecture 03: MOS Transistor
CMPEN 411 VLSI Digital Circuits Lecture 03: MOS Transistor Kyusun Choi [Adapted from Rabaey s Digital Integrated Circuits, Second Edition, 2003 J. Rabaey, A. Chandrakasan, B. Nikolic] CMPEN 411 L03 S.1
More informationSub-Boltzmann Transistors with Piezoelectric Gate Barriers
Sub-Boltzmann Transistors with Piezoelectric Gate Barriers Raj Jana, Gregory Snider, Debdeep Jena Electrical Engineering University of Notre Dame 29 Oct, 2013 rjana1@nd.edu Raj Jana, E3S 2013, Berkeley
More informationNegative Capacitance Tunnel Field Effect Transistor: A Novel Device with Low Subthreshold Swing and High ON Current
Negative Capacitance Tunnel Field Effect Transistor: A Novel Device with Low Subthreshold Swing and High ON Current Nadim Chowdhury, S. M. Farhaduzzaman Azad and Quazi D.M. Khosru Department of Electrical
More informationThe Devices. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002
Digital Integrated Circuits A Design Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic The Devices July 30, 2002 Goal of this chapter Present intuitive understanding of device operation Introduction
More informationLecture 12: MOS Capacitors, transistors. Context
Lecture 12: MOS Capacitors, transistors Context In the last lecture, we discussed PN diodes, and the depletion layer into semiconductor surfaces. Small signal models In this lecture, we will apply those
More informationChapter 4 Field-Effect Transistors
Chapter 4 Field-Effect Transistors Microelectronic Circuit Design Richard C. Jaeger Travis N. Blalock 5/5/11 Chap 4-1 Chapter Goals Describe operation of MOSFETs. Define FET characteristics in operation
More informationLow Frequency Noise in MoS 2 Negative Capacitance Field-effect Transistor
Low Frequency Noise in MoS Negative Capacitance Field-effect Transistor Sami Alghamdi, Mengwei Si, Lingming Yang, and Peide D. Ye* School of Electrical and Computer Engineering Purdue University West Lafayette,
More informationECE 305 Exam 5 SOLUTIONS: Spring 2015 April 17, 2015 Mark Lundstrom Purdue University
NAME: PUID: : ECE 305 Exam 5 SOLUTIONS: April 17, 2015 Mark Lundstrom Purdue University This is a closed book exam. You may use a calculator and the formula sheet at the end of this exam. Following the
More informationMOSFET: Introduction
E&CE 437 Integrated VLSI Systems MOS Transistor 1 of 30 MOSFET: Introduction Metal oxide semiconductor field effect transistor (MOSFET) or MOS is widely used for implementing digital designs Its major
More informationA Closed Form Analytical Model of Back-Gated 2-D Semiconductor Negative Capacitance Field Effect Transistors
Received 21 November 217; accepted 21 December 217. Date of publication 27 December 217; date of current version 15 January 218. The review of this paper was arranged by Editor J. Kumar. Digital Object
More informationThe Devices. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002
igital Integrated Circuits A esign Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic The evices July 30, 2002 Goal of this chapter Present intuitive understanding of device operation Introduction
More informationECE 342 Electronic Circuits. 3. MOS Transistors
ECE 342 Electronic Circuits 3. MOS Transistors Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jschutt@emlab.uiuc.edu 1 NMOS Transistor Typically L = 0.1 to 3 m, W = 0.2 to
More informationSteep-slope WSe 2 Negative Capacitance Field-effect Transistor
Supplementary Information for: Steep-slope WSe 2 Negative Capacitance Field-effect Transistor Mengwei Si, Chunsheng Jiang, Wonil Chung, Yuchen Du, Muhammad A. Alam, and Peide D. Ye School of Electrical
More informationDigital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. The Devices. July 30, Devices.
Digital Integrated Circuits A Design Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic The July 30, 2002 1 Goal of this chapter Present intuitive understanding of device operation Introduction
More informationMOS Transistor I-V Characteristics and Parasitics
ECEN454 Digital Integrated Circuit Design MOS Transistor I-V Characteristics and Parasitics ECEN 454 Facts about Transistors So far, we have treated transistors as ideal switches An ON transistor passes
More informationLecture 11: MOS Transistor
Lecture 11: MOS Transistor Prof. Niknejad Lecture Outline Review: MOS Capacitors Regions MOS Capacitors (3.8 3.9) CV Curve Threshold Voltage MOS Transistors (4.1 4.3): Overview Cross-section and layout
More informationEE105 Fall 2014 Microelectronic Devices and Circuits. NMOS Transistor Capacitances: Saturation Region
EE105 Fall 014 Microelectronic Devices and Circuits Prof. Ming C. Wu wu@eecs.berkeley.edu 511 Sutardja Dai Hall (SDH) 1 NMOS Transistor Capacitances: Saturation Region Drain no longer connected to channel
More informationIntegrated Circuits & Systems
Federal University of Santa Catarina Center for Technology Computer Science & Electronics Engineering Integrated Circuits & Systems INE 5442 Lecture 10 MOSFET part 1 guntzel@inf.ufsc.br ual-well Trench-Isolated
More informationSupporting information
Supporting information Design, Modeling and Fabrication of CVD Grown MoS 2 Circuits with E-Mode FETs for Large-Area Electronics Lili Yu 1*, Dina El-Damak 1*, Ujwal Radhakrishna 1, Xi Ling 1, Ahmad Zubair
More informationEECS130 Integrated Circuit Devices
EECS130 Integrated Circuit Devices Professor Ali Javey 10/30/2007 MOSFETs Lecture 4 Reading: Chapter 17, 19 Announcements The next HW set is due on Thursday. Midterm 2 is next week!!!! Threshold and Subthreshold
More informationESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 4: January 23, 2018 MOS Transistor Theory, MOS Model Penn ESE 570 Spring 2018 Khanna Lecture Outline! CMOS Process Enhancements! Semiconductor
More informationLecture 4: CMOS Transistor Theory
Introduction to CMOS VLSI Design Lecture 4: CMOS Transistor Theory David Harris, Harvey Mudd College Kartik Mohanram and Steven Levitan University of Pittsburgh Outline q Introduction q MOS Capacitor q
More informationFig. 1 CMOS Transistor Circuits (a) Inverter Out = NOT In, (b) NOR-gate C = NOT (A or B)
1 Introduction to Transistor-Level Logic Circuits 1 By Prawat Nagvajara At the transistor level of logic circuits, transistors operate as switches with the logic variables controlling the open or closed
More informationECE 342 Electronic Circuits. Lecture 6 MOS Transistors
ECE 342 Electronic Circuits Lecture 6 MOS Transistors Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jesa@illinois.edu 1 NMOS Transistor Typically L = 0.1 to 3 m, W = 0.2
More informationFerroelectric Field-Effect Transistors Based on MoS 2 and
Supplementary Information for: Ferroelectric Field-Effect Transistors Based on MoS 2 and CuInP 2 S 6 Two-Dimensional Van der Waals Heterostructure Mengwei Si, Pai-Ying Liao, Gang Qiu, Yuqin Duan, and Peide
More informationLecture 11: MOSFET Modeling
Digital Integrated Circuits (83-313) Lecture 11: MOSFET ing Semester B, 2016-17 Lecturer: Dr. Adam Teman TAs: Itamar Levi, Robert Giterman 18 June 2017 Disclaimer: This course was prepared, in its entirety,
More informationFIELD-EFFECT TRANSISTORS
FIEL-EFFECT TRANSISTORS 1 Semiconductor review 2 The MOS capacitor 2 The enhancement-type N-MOS transistor 3 I-V characteristics of enhancement MOSFETS 4 The output characteristic of the MOSFET in saturation
More informationDevice Models (PN Diode, MOSFET )
Device Models (PN Diode, MOSFET ) Instructor: Steven P. Levitan steve@ece.pitt.edu TA: Gayatri Mehta, José Martínez Book: Digital Integrated Circuits: A Design Perspective; Jan Rabaey Lab Notes: Handed
More informationCMOS INVERTER. Last Lecture. Metrics for qualifying digital circuits. »Cost» Reliability» Speed (delay)»performance
CMOS INVERTER Last Lecture Metrics for qualifying digital circuits»cost» Reliability» Speed (delay)»performance 1 Today s lecture The CMOS inverter at a glance An MOS transistor model for manual analysis
More informationDevice Models (PN Diode, MOSFET )
Device Models (PN Diode, MOSFET ) Instructor: Steven P. Levitan steve@ece.pitt.edu TA: Gayatri Mehta, José Martínez Book: Digital Integrated Circuits: A Design Perspective; Jan Rabaey Lab Notes: Handed
More informationEE105 - Fall 2005 Microelectronic Devices and Circuits
EE105 - Fall 005 Microelectronic Devices and Circuits ecture 7 MOS Transistor Announcements Homework 3, due today Homework 4 due next week ab this week Reading: Chapter 4 1 ecture Material ast lecture
More informationCHAPTER 5 EFFECT OF GATE ELECTRODE WORK FUNCTION VARIATION ON DC AND AC PARAMETERS IN CONVENTIONAL AND JUNCTIONLESS FINFETS
98 CHAPTER 5 EFFECT OF GATE ELECTRODE WORK FUNCTION VARIATION ON DC AND AC PARAMETERS IN CONVENTIONAL AND JUNCTIONLESS FINFETS In this chapter, the effect of gate electrode work function variation on DC
More informationScaling Issues in Planar FET: Dual Gate FET and FinFETs
Scaling Issues in Planar FET: Dual Gate FET and FinFETs Lecture 12 Dr. Amr Bayoumi Fall 2014 Advanced Devices (EC760) Arab Academy for Science and Technology - Cairo 1 Outline Scaling Issues for Planar
More informationCapacitance-Voltage characteristics of nanowire trigate MOSFET considering wave functionpenetration
Global Journal of researches in engineering Electrical and electronics engineering Volume 12 Issue 2 Version 1.0 February 2012 Type: Double Blind Peer Reviewed International Research Journal Publisher:
More informationCORE COMPACT MODELS FOR SYMMETRIC MULTI-GATE FERROELECTRIC FIELD EFFECT TRANSISTORS
CORE COMPACT MODELS FOR SYMMETRIC MULTI-GATE FERROELECTRIC FIELD EFFECT TRANSISTORS Thesis submitted in partial fulfillment of the requirements for the degree of Masters of Science in Electronics and Communication
More informationLecture 5: CMOS Transistor Theory
Lecture 5: CMOS Transistor Theory Slides courtesy of Deming Chen Slides based on the initial set from David Harris CMOS VLSI Design Outline q q q q q q q Introduction MOS Capacitor nmos I-V Characteristics
More informationMOS Transistors. Prof. Krishna Saraswat. Department of Electrical Engineering Stanford University Stanford, CA
MOS Transistors Prof. Krishna Saraswat Department of Electrical Engineering S Stanford, CA 94305 saraswat@stanford.edu 1 1930: Patent on the Field-Effect Transistor! Julius Lilienfeld filed a patent describing
More information6.012 Electronic Devices and Circuits Spring 2005
6.012 Electronic Devices and Circuits Spring 2005 May 16, 2005 Final Exam (200 points) -OPEN BOOK- Problem NAME RECITATION TIME 1 2 3 4 5 Total General guidelines (please read carefully before starting):
More informationSemiconductor Physics Problems 2015
Semiconductor Physics Problems 2015 Page and figure numbers refer to Semiconductor Devices Physics and Technology, 3rd edition, by SM Sze and M-K Lee 1. The purest semiconductor crystals it is possible
More informationNanoscale CMOS Design Issues
Nanoscale CMOS Design Issues Jaydeep P. Kulkarni Assistant Professor, ECE Department The University of Texas at Austin jaydeep@austin.utexas.edu Fall, 2017, VLSI-1 Class Transistor I-V Review Agenda Non-ideal
More informationJournal of Electron Devices, Vol. 18, 2013, pp JED [ISSN: ]
DrainCurrent-Id in linearscale(a/um) Id in logscale Journal of Electron Devices, Vol. 18, 2013, pp. 1582-1586 JED [ISSN: 1682-3427 ] SUITABILITY OF HIGH-k GATE DIELECTRICS ON THE DEVICE PERFORMANCE AND
More informationMOS Transistor Properties Review
MOS Transistor Properties Review 1 VLSI Chip Manufacturing Process Photolithography: transfer of mask patterns to the chip Diffusion or ion implantation: selective doping of Si substrate Oxidation: SiO
More informationA Compact Analytical Modelling of the Electrical Characteristics of Submicron Channel MOSFETs
ROMANIAN JOURNAL OF INFORMATION SCIENCE AND TECHNOLOGY Volume 11, Number 4, 2008, 383 395 A Compact Analytical Modelling of the Electrical Characteristics of Submicron Channel MOSFETs Andrei SEVCENCO,
More informationThe Devices. Jan M. Rabaey
The Devices Jan M. Rabaey Goal of this chapter Present intuitive understanding of device operation Introduction of basic device equations Introduction of models for manual analysis Introduction of models
More informationESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 5: January 25, 2018 MOS Operating Regions, pt. 1 Lecture Outline! 3 Regions of operation for MOSFET " Subthreshold " Linear " Saturation!
More information3. Basic building blocks. Analog Design for CMOS VLSI Systems Franco Maloberti
Inverter with active load It is the simplest gain stage. The dc gain is given by the slope of the transfer characteristics. Small signal analysis C = C gs + C gs,ov C 2 = C gd + C gd,ov + C 3 = C db +
More informationII III IV V VI B C N. Al Si P S. Zn Ga Ge As Se Cd In Sn Sb Te. Silicon (Si) the dominating material in IC manufacturing
II III IV V VI B N Al Si P S Zn Ga Ge As Se d In Sn Sb Te Silicon (Si) the dominating material in I manufacturing ompound semiconductors III - V group: GaAs GaN GaSb GaP InAs InP InSb... The Energy Band
More informationSECTION: Circle one: Alam Lundstrom. ECE 305 Exam 5 SOLUTIONS: Spring 2016 April 18, 2016 M. A. Alam and M.S. Lundstrom Purdue University
NAME: PUID: SECTION: Circle one: Alam Lundstrom ECE 305 Exam 5 SOLUTIONS: April 18, 2016 M A Alam and MS Lundstrom Purdue University This is a closed book exam You may use a calculator and the formula
More information! CMOS Process Enhancements. ! Semiconductor Physics. " Band gaps. " Field Effects. ! MOS Physics. " Cut-off. " Depletion.
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 4: January 3, 018 MOS Transistor Theory, MOS Model Lecture Outline! CMOS Process Enhancements! Semiconductor Physics " Band gaps " Field Effects!
More informationLecture 3: CMOS Transistor Theory
Lecture 3: CMOS Transistor Theory Outline Introduction MOS Capacitor nmos I-V Characteristics pmos I-V Characteristics Gate and Diffusion Capacitance 2 Introduction So far, we have treated transistors
More informationThe Devices. Devices
The The MOS Transistor Gate Oxyde Gate Source n+ Polysilicon Drain n+ Field-Oxyde (SiO 2 ) p-substrate p+ stopper Bulk Contact CROSS-SECTION of NMOS Transistor Cross-Section of CMOS Technology MOS transistors
More informationSemiconductor Physics fall 2012 problems
Semiconductor Physics fall 2012 problems 1. An n-type sample of silicon has a uniform density N D = 10 16 atoms cm -3 of arsenic, and a p-type silicon sample has N A = 10 15 atoms cm -3 of boron. For each
More informationSupporting Information for: Sustained sub-60 mv/decade switching via the negative capacitance effect in MoS 2 transistors
Supporting Information for: Sustained sub-60 mv/decade switching via the negative capacitance effect in MoS 2 transistors Felicia A. McGuire 1, Yuh-Chen Lin 1, Katherine Price 1, G. Bruce Rayner 2, Sourabh
More informationEEC 118 Lecture #2: MOSFET Structure and Basic Operation. Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation
EEC 118 Lecture #2: MOSFET Structure and Basic Operation Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation Announcements Lab 1 this week, report due next week Bring
More informationPhysics-based compact model for ultimate FinFETs
Physics-based compact model for ultimate FinFETs Ashkhen YESAYAN, Nicolas CHEVILLON, Fabien PREGALDINY, Morgan MADEC, Christophe LALLEMENT, Jean-Michel SALLESE nicolas.chevillon@iness.c-strasbourg.fr Research
More informationEE115C Winter 2017 Digital Electronic Circuits. Lecture 3: MOS RC Model, CMOS Manufacturing
EE115C Winter 2017 Digital Electronic Circuits Lecture 3: MOS RC Model, CMOS Manufacturing Agenda MOS Transistor: RC Model (pp. 104-113) S R on D CMOS Manufacturing Process (pp. 36-46) S S C GS G G C GD
More informationECE 546 Lecture 10 MOS Transistors
ECE 546 Lecture 10 MOS Transistors Spring 2018 Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jesa@illinois.edu NMOS Transistor NMOS Transistor N-Channel MOSFET Built on p-type
More informationEE105 - Fall 2006 Microelectronic Devices and Circuits
EE105 - Fall 2006 Microelectronic Devices and Circuits Prof. Jan M. Rabaey (jan@eecs) Lecture 7: MOS Transistor Some Administrative Issues Lab 2 this week Hw 2 due on We Hw 3 will be posted same day MIDTERM
More informationESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 4: January 29, 2019 MOS Transistor Theory, MOS Model Penn ESE 570 Spring 2019 Khanna Lecture Outline! CMOS Process Enhancements! Semiconductor
More informationLecture 18 Field-Effect Transistors 3
Lecture 18 Field-Effect Transistors 3 Schroder: Chapters, 4, 6 1/38 Announcements Homework 4/6: Is online now. Due Today. I will return it next Wednesday (30 th May). Homework 5/6: It will be online later
More informationMOSFET Capacitance Model
MOSFET Capacitance Model So far we discussed the MOSFET DC models. In real circuit operation, the device operates under time varying terminal voltages and the device operation can be described by: 1 small
More informationLecture 04 Review of MOSFET
ECE 541/ME 541 Microelectronic Fabrication Techniques Lecture 04 Review of MOSFET Zheng Yang (ERF 3017, email: yangzhen@uic.edu) What is a Transistor? A Switch! An MOS Transistor V GS V T V GS S Ron D
More informationMOSFET Model with Simple Extraction Procedures, Suitable for Sensitive Analog Simulations
ROMANIAN JOURNAL OF INFORMATION SCIENCE AND TECHNOLOGY Volume 10, Number 2, 2007, 189 197 MOSFET Model with Simple Extraction Procedures, Suitable for Sensitive Analog Simulations S. EFTIMIE 1, ALEX. RUSU
More informationLecture 12: MOSFET Devices
Lecture 12: MOSFET Devices Gu-Yeon Wei Division of Engineering and Applied Sciences Harvard University guyeon@eecs.harvard.edu Wei 1 Overview Reading S&S: Chapter 5.1~5.4 Supplemental Reading Background
More informationClass 05: Device Physics II
Topics: 1. Introduction 2. NFET Model and Cross Section with Parasitics 3. NFET as a Capacitor 4. Capacitance vs. Voltage Curves 5. NFET as a Capacitor - Band Diagrams at V=0 6. NFET as a Capacitor - Accumulation
More informationMOS Transistor Theory
CHAPTER 3 MOS Transistor Theory Outline 2 1. Introduction 2. Ideal I-V Characteristics 3. Nonideal I-V Effects 4. C-V Characteristics 5. DC Transfer Characteristics 6. Switch-level RC Delay Models MOS
More informationThis article has been accepted and published on J-STAGE in advance of copyediting. Content is final as presented.
This article has been accepted and published on J-STAGE in advance of copyediting. Content is final as presented. References IEICE Electronics Express, Vol.* No.*,*-* Effects of Gamma-ray radiation on
More informationToday s lecture. EE141- Spring 2003 Lecture 4. Design Rules CMOS Inverter MOS Transistor Model
- Spring 003 Lecture 4 Design Rules CMOS Inverter MOS Transistor Model Today s lecture Design Rules The CMOS inverter at a glance An MOS transistor model for manual analysis Important! Labs start next
More informationMOS Transistor Theory
MOS Transistor Theory So far, we have viewed a MOS transistor as an ideal switch (digital operation) Reality: less than ideal EE 261 Krish Chakrabarty 1 Introduction So far, we have treated transistors
More informationLecture 15 OUTLINE. MOSFET structure & operation (qualitative) Review of electrostatics The (N)MOS capacitor
Lecture 15 OUTLINE MOSFET structure & operation (qualitative) Review of electrostatics The (N)MOS capacitor Electrostatics Charge vs. voltage characteristic Reading: Chapter 6.1 6.2.1 EE15 Spring 28 Lecture
More informationEE5311- Digital IC Design
EE5311- Digital IC Design Module 1 - The Transistor Janakiraman V Assistant Professor Department of Electrical Engineering Indian Institute of Technology Madras Chennai October 28, 2017 Janakiraman, IITM
More informationNanometer Transistors and Their Models. Jan M. Rabaey
Nanometer Transistors and Their Models Jan M. Rabaey Chapter Outline Nanometer transistor behavior and models Sub-threshold currents and leakage Variability Device and technology innovations Nanometer
More informationLecture 15 OUTLINE. MOSFET structure & operation (qualitative) Review of electrostatics The (N)MOS capacitor
Lecture 15 OUTLINE MOSFET structure & operation (qualitative) Review of electrostatics The (N)MOS capacitor Electrostatics t ti Charge vs. voltage characteristic Reading: Chapter 6.1 6.2.1 EE105 Fall 2007
More informationand V DS V GS V T (the saturation region) I DS = k 2 (V GS V T )2 (1+ V DS )
ECE 4420 Spring 2005 Page 1 FINAL EXAMINATION NAME SCORE /100 Problem 1O 2 3 4 5 6 7 Sum Points INSTRUCTIONS: This exam is closed book. You are permitted four sheets of notes (three of which are your sheets
More informationOperation and Modeling of. The MOS Transistor. Second Edition. Yannis Tsividis Columbia University. New York Oxford OXFORD UNIVERSITY PRESS
Operation and Modeling of The MOS Transistor Second Edition Yannis Tsividis Columbia University New York Oxford OXFORD UNIVERSITY PRESS CONTENTS Chapter 1 l.l 1.2 1.3 1.4 1.5 1.6 1.7 Chapter 2 2.1 2.2
More informationThe Critical Role of Quantum Capacitance in Compact Modeling of Nano-Scaled and Nanoelectronic Devices
The Critical Role of Quantum Capacitance in Compact Modeling of Nano-Scaled and Nanoelectronic Devices Zhiping Yu and Jinyu Zhang Institute of Microelectronics Tsinghua University, Beijing, China yuzhip@tsinghua.edu.cn
More informationFundamentals of the Metal Oxide Semiconductor Field-Effect Transistor
Triode Working FET Fundamentals of the Metal Oxide Semiconductor Field-Effect Transistor The characteristics of energy bands as a function of applied voltage. Surface inversion. The expression for the
More informationThin Film Transistors (TFT)
Thin Film Transistors (TFT) a-si TFT - α-si:h (Hydrogenated amorphous Si) deposited with a PECVD system (low temp. process) replaces the single crystal Si substrate. - Inverted staggered structure with
More informationMOS Transistor Theory MOSFET Symbols Current Characteristics of MOSFET. MOS Symbols and Characteristics. nmos Enhancement Transistor
MOS Transistor Theory MOSFET Symbols Current Characteristics of MOSFET Calculation of t and Important 2 nd Order Effects SmallSignal Signal MOSFET Model Summary Material from: CMOS LSI Design By Weste
More information6.012 Electronic Devices and Circuits
Page 1 of 10 YOUR NAME Department of Electrical Engineering and Computer Science Massachusetts Institute of Technology 6.012 Electronic Devices and Circuits Exam No. 2 Thursday, November 5, 2009 7:30 to
More informationLAYOUT TECHNIQUES. Dr. Ivan Grech
LAYOUT TECHNIQUES OUTLINE Transistor Layout Resistor Layout Capacitor Layout Floor planning Mixed A/D Layout Automatic Analog Layout Layout Techniques Main Layers in a typical Double-Poly, Double-Metal
More informationA Multi-Gate CMOS Compact Model BSIMMG
A Multi-Gate CMOS Compact Model BSIMMG Darsen Lu, Sriramkumar Venugopalan, Tanvir Morshed, Yogesh Singh Chauhan, Chung-Hsun Lin, Mohan Dunga, Ali Niknejad and Chenming Hu University of California, Berkeley
More informationThe K-Input Floating-Gate MOS (FGMOS) Transistor
The K-Input Floating-Gate MOS (FGMOS) Transistor C 1 V D C 2 V D I V D I V S Q C 1 C 2 V S V K Q V K C K Layout V B V K C K Circuit Symbols V S Control Gate Floating Gate Interpoly Oxide Field Oxide Gate
More informationLong-channel MOSFET IV Corrections
Long-channel MOSFET IV orrections Three MITs of the Day The body ect and its influence on long-channel V th. Long-channel subthreshold conduction and control (subthreshold slope S) Scattering components
More informationThe Devices: MOS Transistors
The Devices: MOS Transistors References: Semiconductor Device Fundamentals, R. F. Pierret, Addison-Wesley Digital Integrated Circuits: A Design Perspective, J. Rabaey et.al. Prentice Hall NMOS Transistor
More informationLong Channel MOS Transistors
Long Channel MOS Transistors The theory developed for MOS capacitor (HO #2) can be directly extended to Metal-Oxide-Semiconductor Field-Effect transistors (MOSFET) by considering the following structure:
More informationLEVEL 61 RPI a-si TFT Model
LEVEL 61 RPI a-si TFT Model Star-Hspice LEVEL 61 is an AIM-SPICE MOS15 amorphous silicon (a-si) thin-film transistor (TFT) model. Model Features AIM-SPICE MOS15 a-si TFT model features include: Modified
More informationCMOS Devices. PN junctions and diodes NMOS and PMOS transistors Resistors Capacitors Inductors Bipolar transistors
CMOS Devices PN junctions and diodes NMOS and PMOS transistors Resistors Capacitors Inductors Bipolar transistors PN Junctions Diffusion causes depletion region D.R. is insulator and establishes barrier
More informationEE410 vs. Advanced CMOS Structures
EE410 vs. Advanced CMOS Structures Prof. Krishna S Department of Electrical Engineering S 1 EE410 CMOS Structure P + poly-si N + poly-si Al/Si alloy LPCVD PSG P + P + N + N + PMOS N-substrate NMOS P-well
More informationMOS CAPACITOR AND MOSFET
EE336 Semiconductor Devices 1 MOS CAPACITOR AND MOSFET Dr. Mohammed M. Farag Ideal MOS Capacitor Semiconductor Devices Physics and Technology Chapter 5 EE336 Semiconductor Devices 2 MOS Capacitor Structure
More informationL ECE 4211 UConn F. Jain Scaling Laws for NanoFETs Chapter 10 Logic Gate Scaling
L13 04202017 ECE 4211 UConn F. Jain Scaling Laws for NanoFETs Chapter 10 Logic Gate Scaling Scaling laws: Generalized scaling (GS) p. 610 Design steps p.613 Nanotransistor issues (page 626) Degradation
More informationVLSI Design The MOS Transistor
VLSI Design The MOS Transistor Frank Sill Torres Universidade Federal de Minas Gerais (UFMG), Brazil VLSI Design: CMOS Technology 1 Outline Introduction MOS Capacitor nmos I-V Characteristics pmos I-V
More informationECE 305: Fall MOSFET Energy Bands
ECE 305: Fall 2016 MOSFET Energy Bands Professor Peter Bermel Electrical and Computer Engineering Purdue University, West Lafayette, IN USA pbermel@purdue.edu Pierret, Semiconductor Device Fundamentals
More informationSection 12: Intro to Devices
Section 12: Intro to Devices Extensive reading materials on reserve, including Robert F. Pierret, Semiconductor Device Fundamentals EE143 Ali Javey Bond Model of Electrons and Holes Si Si Si Si Si Si Si
More informationCarbon Nanotube Electronics
Carbon Nanotube Electronics Jeorg Appenzeller, Phaedon Avouris, Vincent Derycke, Stefan Heinz, Richard Martel, Marko Radosavljevic, Jerry Tersoff, Shalom Wind H.-S. Philip Wong hspwong@us.ibm.com IBM T.J.
More information! CMOS Process Enhancements. ! Semiconductor Physics. " Band gaps. " Field Effects. ! MOS Physics. " Cut-off. " Depletion.
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 4: January 9, 019 MOS Transistor Theory, MOS Model Lecture Outline CMOS Process Enhancements Semiconductor Physics Band gaps Field Effects
More informationECE 497 JS Lecture - 12 Device Technologies
ECE 497 JS Lecture - 12 Device Technologies Spring 2004 Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jose@emlab.uiuc.edu 1 NMOS Transistor 2 ρ Source channel charge density
More informationLecture 3: Transistor as an thermonic switch
Lecture 3: Transistor as an thermonic switch 2016-01-21 Lecture 3, High Speed Devices 2016 1 Lecture 3: Transistors as an thermionic switch Reading Guide: 54-57 in Jena Transistor metrics Reservoir equilibrium
More informationLecture 15: MOS Transistor models: Body effects, SPICE models. Context. In the last lecture, we discussed the modes of operation of a MOS FET:
Lecture 15: MOS Transistor models: Body effects, SPICE models Context In the last lecture, we discussed the modes of operation of a MOS FET: oltage controlled resistor model I- curve (Square-Law Model)
More information