Week 3, Lectures 68, Jan 29 Feb 2, 2001


 Alisha Merryl Morgan
 3 years ago
 Views:
Transcription
1 Week 3, Lectures 68, Jan 29 Feb 2, 2001 EECS 105 Microelectronics Devices and Circuits, Spring 2001 Andrew R. Neureuther Topics: M: Charge density, electric field, and potential; W: Capacitance of pn junction; F: MOS threshold voltage Reading for week: HS Ch 3. Light on math of a) the 2 sided model (3.4.2) and b) the MOS capacitance (3.9.2) Version 1/20/01
2 Depletion Regions: pn and MOS ANALYSIS Charge Density Elec. Field Potential p Charge Density hole diffusion electron diffusion hole drift electron drift  Electrical Field Potential ρ ξ V + ψ 0 W 1 W 2 n Distance PHYSICAL RESULTS (a) Current flow. (b) Charge density. (c) Electric field. (d) Electrostatic potential. Capacitance (Small Signal) Carrier density versus potential (eponential) MOS threshold voltage physical basis for the many terms
3 Physics of Electrostatics E = The electric field E diverges from positive charge and the strength is inversely proportional to the dielectric constant ε (and hence will be discontinuous at boundaries between materials). The potential has a slope that is the negative of the electric field. ρ ε φ( ) E( ) = d
4 Eample: Sheet Charge Geometry Electrostatic Solution Charge density ρ 0 () Equal area For charge neutrality Electric Field E o () Sheet of positive charge Electric Field Sheet of negative charge Potential φ 0 ()
5 Eample: Multiple Sheets Geometry Electrostatic Solution Charge density ρ 0 () Electric Field E o () At first sheet see Spike Step Sheet of positive charge Electric Field Sheet of negative charge Potential φ 0 () Change in slope
6 Eample: Uniform Distribution Geometry Sheet of positive charge Electric Field Electrostatic Solution Uniform distribution of negative charge Charge density ρ 0 () Electric Field Potential E o () φ 0 () Equal area For charge neutrality At edge see Change in slope Parabolic region
7 Eample: Materials Boundary Geometry Oide ε r = 3.9 ε o Sheet of positive charge Electric Field Sheet of negative charge Electrostatic Solution Silicon ε r = 11.7 ε o Charge density ρ 0 () Electric Field Potential E o () φ 0 () Equal area For charge neutrality At boundary see Step by factor of 3.9/11.7 Change in slope by factor of 11.7/3.9
8 Eample: MOS Prototype Geometry GATE OXIDE See Fig. E3.3b in tet SUBSTRATE
9 Charge: MOS Prototype Equal area For charge neutrality Has both a boundary and a distributed charge density GATE OXIDE SUBSTRATE
10 Field and Potential: MOS Prototype Discontinuity by factor of 3.9/11.7 Change in slope by factor of 3.9/11.7 Parabolic shape X d increases as sqrt (V B )
11 Eample: pn Prototype hole diffusion electron diffusion Charge Density p Charge Density hole drift electron drift  ρ + n Distance (a) Current flow. Equal area for charge neutrality (b) Charge density. Elec. Field Electrical Field ξ (c) Electric field. E MAX = qna p = qn d n Potential Potential V ψ 0 W 1 W 2 p n (d) Electrostatic potential. Parabolic dependence of n and p on potential φ o
12 OneSided Approimation See Figure in tet pp 126
13 Potential from Carrier Density 0 = qnµ n E o + qd n (dn o /d) dn o /d = (µ n /D n )n o E o = (kt/q) n o (dφ o /dt) dφ o = (kt/q)dn o /n o = V TH dn o /n o φ o () φ o ( o ) = V TH ln[n o ()/n o ( o )] Reference Level: φ o ( o ) = 0 when n o ( o ) = n i Logarithmic!
14 Carrier Density from Potential φ o () = V TH ln[n o ()/n i ] n o () = n i ep [φ o ()/ V TH ] φ o () = V TH ln[p o ()/n i ] p o () = n i ep [φ o ()/ V TH ] When the potential varies with position in the silicon these carrier densities n o () and p o () will also change with position. Eponential!
15 Eample of Potential and Carriers Doping N a = N d = Holes need 720 mev to jump the barrier φ p = V TH ln[n a /n i ] = (0.026 mv) ln[10 16 /sqrt(2)10 10 ] = 360 mv φ o () = V TH ln[n d /n i ] =(0.026mV) ln[10 16 /sqrt(2)10 10 ] = 360 mv Barrier 720 mv
16 Contact Potentials
Electrical Characteristics of MOS Devices
Electrical Characteristics of MOS Devices The MOS Capacitor Voltage components Accumulation, Depletion, Inversion Modes Effect of channel bias and substrate bias Effect of gate oide charges Thresholdvoltage
More informationLecture 4  PN Junction and MOS Electrostatics (I) Semiconductor Electrostatics in Thermal Equilibrium. February 13, 2003
6.012  Microelectronic Devices and Circuits  Spring 2003 Lecture 41 Contents: Lecture 4  PN Junction and MOS Electrostatics (I) Semiconductor Electrostatics in Thermal Equilibrium February 13, 2003
More informationLecture 4  PN Junction and MOS Electrostatics (I) Semiconductor Electrostatics in Thermal Equilibrium September 20, 2005
6.012  Microelectronic Devices and Circuits  Fall 2005 Lecture 41 Contents: Lecture 4  PN Junction and MOS Electrostatics (I) Semiconductor Electrostatics in Thermal Equilibrium September 20, 2005
More informationLecture 7  PN Junction and MOS Electrostatics (IV) Electrostatics of MetalOxideSemiconductor Structure. September 29, 2005
6.12  Microelectronic Devices and Circuits  Fall 25 Lecture 71 Lecture 7  PN Junction and MOS Electrostatics (IV) Electrostatics of MetalOideSemiconductor Structure September 29, 25 Contents: 1.
More informationLecture 8 PN Junction and MOS Electrostatics (V) Electrostatics of Metal Oxide Semiconductor Structure (cont.) October 4, 2005
6.12 Microelectronic Devices and Circuits Fall 25 Lecture 8 1 Lecture 8 PN Junction and MOS Electrostatics (V) Electrostatics of Metal Oide Semiconductor Structure (cont.) Contents: October 4, 25 1. Overview
More informationLecture 6 PN Junction and MOS Electrostatics(III) MetalOxideSemiconductor Structure
Lecture 6 PN Junction and MOS Electrostatics(III) MetalOxideSemiconductor Structure Outline 1. Introduction to MOS structure 2. Electrostatics of MOS in thermal equilibrium 3. Electrostatics of MOS with
More informationLecture 7  Carrier Drift and Diffusion (cont.) February 20, Nonuniformly doped semiconductor in thermal equilibrium
6.720J/3.43J  Integrated Microelectronic Devices  Spring 2007 Lecture 71 Lecture 7  Carrier Drift and Diffusion (cont.) February 20, 2007 Contents: 1. Nonuniformly doped semiconductor in thermal equilibrium
More informationSemiconductor Physics Problems 2015
Semiconductor Physics Problems 2015 Page and figure numbers refer to Semiconductor Devices Physics and Technology, 3rd edition, by SM Sze and MK Lee 1. The purest semiconductor crystals it is possible
More informationLecture 15 OUTLINE. MOSFET structure & operation (qualitative) Review of electrostatics The (N)MOS capacitor
Lecture 15 OUTLINE MOSFET structure & operation (qualitative) Review of electrostatics The (N)MOS capacitor Electrostatics Charge vs. voltage characteristic Reading: Chapter 6.1 6.2.1 EE15 Spring 28 Lecture
More informationLecture 15 OUTLINE. MOSFET structure & operation (qualitative) Review of electrostatics The (N)MOS capacitor
Lecture 15 OUTLINE MOSFET structure & operation (qualitative) Review of electrostatics The (N)MOS capacitor Electrostatics t ti Charge vs. voltage characteristic Reading: Chapter 6.1 6.2.1 EE105 Fall 2007
More informationMicroelectronic Devices and Circuits Lecture 9  MOS Capacitors I  Outline Announcements Problem set 5 
6.012  Microelectronic Devices and Circuits Lecture 9  MOS Capacitors I  Outline Announcements Problem set 5  Posted on Stellar. Due net Wednesday. Qualitative description  MOS in thermal equilibrium
More informationSection 12: Intro to Devices
Section 12: Intro to Devices Extensive reading materials on reserve, including Robert F. Pierret, Semiconductor Device Fundamentals Bond Model of Electrons and Holes Si Si Si Si Si Si Si Si Si Silicon
More informationLecture 04 Review of MOSFET
ECE 541/ME 541 Microelectronic Fabrication Techniques Lecture 04 Review of MOSFET Zheng Yang (ERF 3017, email: yangzhen@uic.edu) What is a Transistor? A Switch! An MOS Transistor V GS V T V GS S Ron D
More informationLecture 17  pn Junction. October 11, Ideal pn junction in equilibrium 2. Ideal pn junction out of equilibrium
6.72J/3.43J  Integrated Microelectronic Devices  Fall 22 Lecture 171 Lecture 17  pn Junction October 11, 22 Contents: 1. Ideal pn junction in equilibrium 2. Ideal pn junction out of equilibrium
More informationLecture 7 PN Junction and MOS Electrostatics(IV) Metal Oxide Semiconductor Structure (contd.)
Lecture 7 PN Junction and MOS Electrostatics(IV) Metal Oxide Semiconductor Structure (contd.) Outline 1. Overview of MOS electrostatics under bias 2. Depletion regime 3. Flatband 4. Accumulation regime
More informationElectronic Devices and Circuits Lecture 5  pn Junction Injection and Flow  Outline
6.012  Electronic Devices and Circuits Lecture 5  pn Junction Injection and Flow  Outline Review Depletion approimation for an abrupt pn junction Depletion charge storage and depletion capacitance
More informationSemiconductor Junctions
8 Semiconductor Junctions Almost all solar cells contain junctions between different materials of different doping. Since these junctions are crucial to the operation of the solar cell, we will discuss
More informationEECS130 Integrated Circuit Devices
EECS130 Integrated Circuit Devices Professor Ali Javey 10/02/2007 MS Junctions, Lecture 2 MOS Cap, Lecture 1 Reading: finish chapter14, start chapter16 Announcements Professor Javey will hold his OH at
More informationLecture 8  Carrier Drift and Diffusion (cont.) September 21, 2001
6.720J/3.43J  Integrated Microelectronic Devices  Fall 2001 Lecture 81 Lecture 8  Carrier Drift and Diffusion (cont.) September 21, 2001 Contents: 1. Nonuniformly doped semiconductor in thermal equilibrium
More informationLecture 3 Semiconductor Physics (II) Carrier Transport
Lecture 3 Semiconductor Physics (II) Carrier Transport Thermal Motion Carrier Drift Carrier Diffusion Outline Reading Assignment: Howe and Sodini; Chapter 2, Sect. 2.42.6 6.012 Spring 2009 Lecture 3 1
More informationThe Devices. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002
igital Integrated Circuits A esign Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic The evices July 30, 2002 Goal of this chapter Present intuitive understanding of device operation Introduction
More informationFor the following statements, mark ( ) for true statement and (X) for wrong statement and correct it.
Benha University Faculty of Engineering Shoubra Electrical Engineering Department First Year communications. Answer all the following questions Illustrate your answers with sketches when necessary. The
More informationMidterm I  Solutions
UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences EECS 130 Spring 2008 Professor Chenming Hu Midterm I  Solutions Name: SID: Grad/Undergrad: Closed
More informationLecture 6  PN Junction and MOS Electrostatics (III) Electrostatics of pn Junction under Bias February 27, 2001
6.012 Microelectronic Devices and Circuits Spring 2001 Lecture 61 Lecture 6 PN Junction and MOS Electrostatics (III) Electrostatics of pn Junction under Bias February 27, 2001 Contents: 1. electrostatics
More informationLecture 22 FieldEffect Devices: The MOS Capacitor
Lecture 22 FieldEffect Devices: The MOS Capacitor F. Cerrina Electrical and Computer Engineering University of Wisconsin Madison Click here for link to F.C. homepage Spring 1999 0 Madison, 1999II Topics
More informationUNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences. EECS 130 Professor Ali Javey Fall 2006
UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences EECS 130 Professor Ali Javey Fall 2006 Midterm 2 Name: SID: Closed book. Two sheets of notes are
More informationThe Devices. Jan M. Rabaey
The Devices Jan M. Rabaey Goal of this chapter Present intuitive understanding of device operation Introduction of basic device equations Introduction of models for manual analysis Introduction of models
More informationOperation and Modeling of. The MOS Transistor. Second Edition. Yannis Tsividis Columbia University. New York Oxford OXFORD UNIVERSITY PRESS
Operation and Modeling of The MOS Transistor Second Edition Yannis Tsividis Columbia University New York Oxford OXFORD UNIVERSITY PRESS CONTENTS Chapter 1 l.l 1.2 1.3 1.4 1.5 1.6 1.7 Chapter 2 2.1 2.2
More informationEECS130 Integrated Circuit Devices
EECS130 Integrated Circuit Devices Professor Ali Javey 9/18/2007 P Junctions Lecture 1 Reading: Chapter 5 Announcements For THIS WEEK OLY, Prof. Javey's office hours will be held on Tuesday, Sept 18 3:304:30
More informationDigital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. The Devices. July 30, Devices.
Digital Integrated Circuits A Design Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic The July 30, 2002 1 Goal of this chapter Present intuitive understanding of device operation Introduction
More informationLecture 15  The pn Junction Diode (I) IV Characteristics. November 1, 2005
6.012  Microelectronic Devices and Circuits  Fall 2005 Lecture 151 Lecture 15  The pn Junction Diode (I) IV Characteristics November 1, 2005 Contents: 1. pn junction under bias 2. IV characteristics
More informationLecture 12: MOS Capacitors, transistors. Context
Lecture 12: MOS Capacitors, transistors Context In the last lecture, we discussed PN diodes, and the depletion layer into semiconductor surfaces. Small signal models In this lecture, we will apply those
More informationLecture 15: MOS Transistor models: Body effects, SPICE models. Context. In the last lecture, we discussed the modes of operation of a MOS FET:
Lecture 15: MOS Transistor models: Body effects, SPICE models Context In the last lecture, we discussed the modes of operation of a MOS FET: oltage controlled resistor model I curve (SquareLaw Model)
More informationCMPEN 411 VLSI Digital Circuits. Lecture 03: MOS Transistor
CMPEN 411 VLSI Digital Circuits Lecture 03: MOS Transistor Kyusun Choi [Adapted from Rabaey s Digital Integrated Circuits, Second Edition, 2003 J. Rabaey, A. Chandrakasan, B. Nikolic] CMPEN 411 L03 S.1
More informationLecture 11: MOS Transistor
Lecture 11: MOS Transistor Prof. Niknejad Lecture Outline Review: MOS Capacitors Regions MOS Capacitors (3.8 3.9) CV Curve Threshold Voltage MOS Transistors (4.1 4.3): Overview Crosssection and layout
More informationSection 12: Intro to Devices
Section 12: Intro to Devices Extensive reading materials on reserve, including Robert F. Pierret, Semiconductor Device Fundamentals EE143 Ali Javey Bond Model of Electrons and Holes Si Si Si Si Si Si Si
More informationSchottky Rectifiers Zheng Yang (ERF 3017,
ECE442 Power Semiconductor Devices and Integrated Circuits Schottky Rectifiers Zheng Yang (ERF 3017, email: yangzhen@uic.edu) Power Schottky Rectifier Structure 2 MetalSemiconductor Contact The work function
More informationLong Channel MOS Transistors
Long Channel MOS Transistors The theory developed for MOS capacitor (HO #2) can be directly extended to MetalOxideSemiconductor FieldEffect transistors (MOSFET) by considering the following structure:
More informationDevice Models (PN Diode, MOSFET )
Device Models (PN Diode, MOSFET ) Instructor: Steven P. Levitan steve@ece.pitt.edu TA: Gayatri Mehta, José Martínez Book: Digital Integrated Circuits: A Design Perspective; Jan Rabaey Lab Notes: Handed
More informationSemiconductor Physics fall 2012 problems
Semiconductor Physics fall 2012 problems 1. An ntype sample of silicon has a uniform density N D = 10 16 atoms cm 3 of arsenic, and a ptype silicon sample has N A = 10 15 atoms cm 3 of boron. For each
More informationDepartment of Electrical and Computer Engineering, Cornell University. ECE 3150: Microelectronics. Spring Due on Feb. 15, 2018 by 7:00 PM
Department of Electrical and Computer Engineering, Cornell University ECE 3150: Microelectronics Spring 018 Homework 3 Due on Feb. 15, 018 by 7:00 PM Suggested Readings: a) Lecture notes Important Note:
More informationLecture 13  Carrier Flow (cont.), MetalSemiconductor Junction. October 2, 2002
6.72J/3.43J  Integrated Microelectronic Devices  Fall 22 Lecture 131 Contents: Lecture 13  Carrier Flow (cont.), MetalSemiconductor Junction October 2, 22 1. Transport in spacecharge and highresistivity
More informationUNIVERSITY OF CALIFORNIA, BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences
UNIVERSITY OF CALIFORNIA, BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences EE 105: Microelectronic Devices and Circuits Spring 2008 MIDTERM EXAMINATION #1 Time
More informationESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 4: January 23, 2018 MOS Transistor Theory, MOS Model Penn ESE 570 Spring 2018 Khanna Lecture Outline! CMOS Process Enhancements! Semiconductor
More informationEE105 Fall 2015 Microelectronic Devices and Circuits: Semiconductor Fabrication and PN Junctions
EE105 Fall 2015 Microelectronic Devices and Circuits: Semiconductor Fabrication and PN Junctions Prof. Ming C. Wu wu@eecs.berkeley.edu 511 Sutardja Dai Hall (SDH) 1 pn Junction ptype semiconductor in
More informationFundamentals of the Metal Oxide Semiconductor FieldEffect Transistor
Triode Working FET Fundamentals of the Metal Oxide Semiconductor FieldEffect Transistor The characteristics of energy bands as a function of applied voltage. Surface inversion. The expression for the
More informationMOS Transistor IV Characteristics and Parasitics
ECEN454 Digital Integrated Circuit Design MOS Transistor IV Characteristics and Parasitics ECEN 454 Facts about Transistors So far, we have treated transistors as ideal switches An ON transistor passes
More informationLongchannel MOSFET IV Corrections
Longchannel MOSFET IV orrections Three MITs of the Day The body ect and its influence on longchannel V th. Longchannel subthreshold conduction and control (subthreshold slope S) Scattering components
More informationESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 4: January 29, 2019 MOS Transistor Theory, MOS Model Penn ESE 570 Spring 2019 Khanna Lecture Outline! CMOS Process Enhancements! Semiconductor
More informationCharge Storage in the MOS Structure. The Inverted MOS Capacitor (V GB > V Tn )
The Inverted MO Capacitor (V > V Tn ) We consider the surface potential as Þxed (ÒpinnedÓ) at φ s,max =  φ p φ(x).5 V. V V ox Charge torage in the MO tructure Three regions of operation: Accumulation:
More informationLecture #27. The Short Channel Effect (SCE)
Lecture #27 ANNOUNCEMENTS Design Project: Your BJT design should meet the performance specifications to within 10% at both 300K and 360K. ( β dc > 45, f T > 18 GHz, V A > 9 V and V punchthrough > 9 V )
More informationIntegrated Circuits & Systems
Federal University of Santa Catarina Center for Technology Computer Science & Electronics Engineering Integrated Circuits & Systems INE 5442 Lecture 10 MOSFET part 1 guntzel@inf.ufsc.br ualwell TrenchIsolated
More informationSample Exam # 2 ECEN 3320 Fall 2013 Semiconductor Devices October 28, 2013 Due November 4, 2013
Sample Exam # 2 ECEN 3320 Fall 203 Semiconductor Devices October 28, 203 Due November 4, 203. Below is the capacitancevoltage curve measured from a Schottky contact made on GaAs at T 300 K. Figure : Capacitance
More informationDevice Models (PN Diode, MOSFET )
Device Models (PN Diode, MOSFET ) Instructor: Steven P. Levitan steve@ece.pitt.edu TA: Gayatri Mehta, José Martínez Book: Digital Integrated Circuits: A Design Perspective; Jan Rabaey Lab Notes: Handed
More informationLecture 2. Introduction to semiconductors Structures and characteristics in semiconductors
Lecture 2 Introduction to semiconductors Structures and characteristics in semiconductors Semiconductor pn junction Metal Oxide Silicon structure Semiconductor contact Literature Glen F. Knoll, Radiation
More informationVLSI Design and Simulation
VLSI Design and Simulation Performance Characterization Topics Performance Characterization Resistance Estimation Capacitance Estimation Inductance Estimation Performance Characterization Inverter Voltage
More informationECE 340 Lecture 39 : MOS Capacitor II
ECE 340 Lecture 39 : MOS Capacitor II Class Outline: Effects of Real Surfaces Threshold Voltage MOS CapacitanceVoltage Analysis Things you should know when you leave Key Questions What are the effects
More informationEE5311 Digital IC Design
EE5311 Digital IC Design Module 1  The Transistor Janakiraman V Assistant Professor Department of Electrical Engineering Indian Institute of Technology Madras Chennai October 28, 2017 Janakiraman, IITM
More informationExtensive reading materials on reserve, including
Section 12: Intro to Devices Extensive reading materials on reserve, including Robert F. Pierret, Semiconductor Device Fundamentals EE143 Ali Javey Bond Model of Electrons and Holes Si Si Si Si Si Si Si
More informationEE105 Fall 2014 Microelectronic Devices and Circuits. NMOS Transistor Capacitances: Saturation Region
EE105 Fall 014 Microelectronic Devices and Circuits Prof. Ming C. Wu wu@eecs.berkeley.edu 511 Sutardja Dai Hall (SDH) 1 NMOS Transistor Capacitances: Saturation Region Drain no longer connected to channel
More informationLecture 22  The Si surface and the MetalOxideSemiconductor Structure (cont.) April 2, 2007
6.720J/3.43J  Integrated Microelectronic Devices  Spring 2007 Lecture 221 Lecture 22  The Si surface and the MetalOxideSemiconductor Structure (cont.) April 2, 2007 Contents: 1. Ideal MOS structure
More informationan introduction to Semiconductor Devices
an introduction to Semiconductor Devices Donald A. Neamen Chapter 6 Fundamentals of the MetalOxideSemiconductor FieldEffect Transistor Introduction: Chapter 6 1. MOSFET Structure 2. MOS Capacitor 
More informationMOS CAPACITOR AND MOSFET
EE336 Semiconductor Devices 1 MOS CAPACITOR AND MOSFET Dr. Mohammed M. Farag Ideal MOS Capacitor Semiconductor Devices Physics and Technology Chapter 5 EE336 Semiconductor Devices 2 MOS Capacitor Structure
More informationElectrostatics: The Key to Understanding Electronic Devices. Boundary Conditions. Physics approach: vector calculus, highly symmetrical problems
lectrostatics: The Key to Understanding lectronic Devices Boundary Conditions Physics approach: vector calculus, highly symmetrical problems 1. Potential: φ( =  ) = φ( = + ) φ() GaussÕs Law: ( ε) = ρ
More informationSemiconductor Devices. C. Hu: Modern Semiconductor Devices for Integrated Circuits Chapter 5
Semiconductor Devices C. Hu: Modern Semiconductor Devices for Integrated Circuits Chapter 5 Global leader in environmental and industrial measurement Wednesday 3.2. afternoon Tour around facilities & lecture
More informationThe Devices. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002
Digital Integrated Circuits A Design Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic The Devices July 30, 2002 Goal of this chapter Present intuitive understanding of device operation Introduction
More informationEE 130 Intro to MS Junctions Week 6 Notes. What is the work function? Energy to excite electron from Fermi level to the vacuum level
EE 13 Intro to S Junctions eek 6 Notes Problem 1 hat is the work function? Energy to ecite electron from Fermi level to the vacuum level Electron affinity of 4.5eV Electron affinity of Ge 4.eV orkfunction
More informationLecture 2. Introduction to semiconductors Structures and characteristics in semiconductors
Lecture 2 Introduction to semiconductors Structures and characteristics in semiconductors Semiconductor pn junction Metal Oxide Silicon structure Semiconductor contact Literature Glen F. Knoll, Radiation
More informationFIELDEFFECT TRANSISTORS
FIELEFFECT TRANSISTORS 1 Semiconductor review 2 The MOS capacitor 2 The enhancementtype NMOS transistor 3 IV characteristics of enhancement MOSFETS 4 The output characteristic of the MOSFET in saturation
More informationDepartment of Electrical and Computer Engineering, Cornell University. ECE 3150: Microelectronics. Spring Due on March 01, 2018 at 7:00 PM
Department of Electrical and Computer Engineering, Cornell University ECE 3150: Microelectronics Spring 2018 Homework 4 Due on March 01, 2018 at 7:00 PM Suggested Readings: a) Lecture notes Important Note:
More informationPN Junction. Ang M.S. October 8, Maxwell s Eqautions Review : Poisson s Equation for PNJ. Q encl S. E ds. σ = dq ds. ρdv = Q encl.
PN Junction Ang M.S. October 8, 0 Reference Sedra / Smith, M icroelectronic Circuits Maxwell s Eqautions Review : Poisson s Equation for PNJ. Gauss Law for E field The total enclosed charge Q encl. insde
More information! CMOS Process Enhancements. ! Semiconductor Physics. " Band gaps. " Field Effects. ! MOS Physics. " Cutoff. " Depletion.
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 4: January 9, 019 MOS Transistor Theory, MOS Model Lecture Outline CMOS Process Enhancements Semiconductor Physics Band gaps Field Effects
More informationSolid State Electronics. Final Examination
The University of Toledo EECS:4400/5400/7400 Solid State Electronic Section elssf08fs.fm  1 Solid State Electronics Final Examination Problems Points 1. 1. 14 3. 14 Total 40 Was the exam fair? yes no
More information! CMOS Process Enhancements. ! Semiconductor Physics. " Band gaps. " Field Effects. ! MOS Physics. " Cutoff. " Depletion.
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 4: January 3, 018 MOS Transistor Theory, MOS Model Lecture Outline! CMOS Process Enhancements! Semiconductor Physics " Band gaps " Field Effects!
More informationCourse Administration. CPE/EE 427, CPE 527 VLSI Design I L04: MOS Transistors. Review: CMOS Process at a Glance
Course Administration CPE/EE 7, CPE 7 VLI esign I L: MO Transistors epartment of Electrical and Computer Engineering University of Alabama in Huntsville Aleksandar Milenkovic ( www.ece.uah.edu/~milenka
More informationEE105  Fall 2005 Microelectronic Devices and Circuits
EE105  Fall 005 Microelectronic Devices and Circuits ecture 7 MOS Transistor Announcements Homework 3, due today Homework 4 due next week ab this week Reading: Chapter 4 1 ecture Material ast lecture
More informationECE 305 Fall Final Exam (Exam 5) Wednesday, December 13, 2017
NAME: PUID: ECE 305 Fall 017 Final Exam (Exam 5) Wednesday, December 13, 017 This is a closed book exam. You may use a calculator and the formula sheet at the end of this exam. Following the ECE policy,
More informationSemiconductor Integrated Process Design (MS 635)
Semiconductor Integrated Process Design (MS 635) Instructor: Prof. Keon Jae Lee  Office: 응용공학동 #4306, Tel: #3343  Email: keonlee@kaist.ac.kr Lecture: (Tu, Th), 1:002:15 #2425 Office hour: Tues & Thur
More information01 01 Intro to Course
ECE 474 Spring 2011 Day Date Lecture Chapter Topics M 10 Jan 01 01 Intro to Course Physical structures of crystal systems that are important for devices W 12 02 01 How to quantify physical structures of
More informationEE105  Spring 2007 Microelectronic Devices and Circuits. Structure and Symbol of MOSFET. MOS Capacitor. MetalOxideSemiconductor (MOS) Capacitor
EE105  Spring 007 Microelectronic Device and ircuit MetalOideSemiconductor (MOS) apacitor Lecture 4 MOS apacitor The MOS tructure can be thought of a a parallelplate capacitor, with the top plate being
More informationPN Junction and MOS structure
PN Junction and MOS structure Basic electrostatic equations We will use simple onedimensional electrostatic equations to develop insight and basic understanding of how semiconductor devices operate Gauss's
More informationSemiconductor Physics fall 2012 problems
Semiconductor Physics fall 2012 problems 1. An ntype sample of silicon has a uniform density N D = 10 16 atoms cm 3 of arsenic, and a ptype silicon sample has N A = 10 15 atoms cm 3 of boron. For each
More informationEECS130 Integrated Circuit Devices
EECS130 Integrated Circuit Devices Professor Ali Javey 10/30/2007 MOSFETs Lecture 4 Reading: Chapter 17, 19 Announcements The next HW set is due on Thursday. Midterm 2 is next week!!!! Threshold and Subthreshold
More informationDiodes. anode. cathode. cutoff. Can be approximated by a piecewiselinearlike characteristic. Lecture 91
Diodes mplest nonlinear circuit element Basic operation sets the foundation for Bipolar Junction Transistors (BJTs) Also present in Field Effect Transistors (FETs) Ideal diode characteristic anode cathode
More informationEE105  Fall 2006 Microelectronic Devices and Circuits
EE105  Fall 2006 Microelectronic Devices and Circuits Prof. Jan M. Rabaey (jan@eecs) Lecture 7: MOS Transistor Some Administrative Issues Lab 2 this week Hw 2 due on We Hw 3 will be posted same day MIDTERM
More informationQuiz #1 Practice Problem Set
Name: Student Number: ELEC 3908 Physical Electronics Quiz #1 Practice Problem Set? Minutes January 22, 2016  No aids except a nonprogrammable calculator  All questions must be answered  All questions
More informationELEC 3908, Physical Electronics, Lecture 23. The MOSFET Square Law Model
ELEC 3908, Physical Electronics, Lecture 23 The MOSFET Square Law Model Lecture Outline As with the diode and bipolar, have looked at basic structure of the MOSFET and now turn to derivation of a current
More informationECE305: Spring 2018 Exam 2 Review
ECE305: Spring 018 Exam Review Pierret, Semiconductor Device Fundamentals (SDF) Chapter 3 (pp. 75138) Chapter 5 (pp. 1956) Professor Peter Bermel Electrical and Computer Engineering Purdue University,
More informationScaling Issues in Planar FET: Dual Gate FET and FinFETs
Scaling Issues in Planar FET: Dual Gate FET and FinFETs Lecture 12 Dr. Amr Bayoumi Fall 2014 Advanced Devices (EC760) Arab Academy for Science and Technology  Cairo 1 Outline Scaling Issues for Planar
More informationJunction Diodes. Tim Sumner, Imperial College, Rm: 1009, x /18/2006
Junction Diodes Most elementary solid state junction electronic devices. They conduct in one direction (almost correct). Useful when one converts from AC to DC (rectifier). But today diodes have a wide
More informationCHAPTER 5 MOS FIELDEFFECT TRANSISTORS
CHAPTER 5 MOS FIELDEFFECT TRANSISTORS 5.1 The MOS capacitor 5.2 The enhancementtype NMOS transistor 5.3 IV characteristics of enhancement mode MOSFETS 5.4 The PMOS transistor and CMOS technology 5.5
More informationThe Devices. Devices
The The MOS Transistor Gate Oxyde Gate Source n+ Polysilicon Drain n+ FieldOxyde (SiO 2 ) psubstrate p+ stopper Bulk Contact CROSSSECTION of NMOS Transistor CrossSection of CMOS Technology MOS transistors
More informationEE 3329 Electronic Devices Syllabus ( Extended Play )
EE 3329  Electronic Devices Syllabus EE 3329 Electronic Devices Syllabus ( Extended Play ) The University of Texas at El Paso The following concepts can be part of the syllabus for the Electronic Devices
More informationLecture 20  pn Junction (cont.) October 21, Nonideal and secondorder effects
6.70J/3.43J  Integrated Microelectronic Devices  Fall 00 Lecture 01 Lecture 0  pn Junction (cont.) October 1, 00 Contents: 1. Nonideal and secondorder effects Reading assignment: del Alamo, Ch.
More informationDevices. chapter Introduction. 1.2 Silicon Conductivity
chapter 1 Devices 1.1 Introduction The properties and performance of analog bicmos integrated circuits are dependent on the devices used to construct them. This chapter is a review of the operation of
More informationELEC 3908, Physical Electronics, Lecture 13. Diode Small Signal Modeling
ELEC 3908, Physical Electronics, Lecture 13 iode Small Signal Modeling Lecture Outline Last few lectures have dealt exclusively with modeling and important effects in static (dc) operation ifferent modeling
More informationIntroduction to Power Semiconductor Devices
ECE442 Power Semiconductor Devices and Integrated Circuits Introduction to Power Semiconductor Devices Zheng Yang (ERF 3017, email: yangzhen@uic.edu) Power Semiconductor Devices Applications System Ratings
More informationVLSI Design I; A. Milenkovic 1
Review: implified CMO Inverter Process CPE/EE 7, CPE 7 VLI esign I L: MO Transistor cut line epartment of Electrical and Computer Engineering University of Alabama in Huntsville Aleksandar Milenkovic (
More informationMOSFET Model with Simple Extraction Procedures, Suitable for Sensitive Analog Simulations
ROMANIAN JOURNAL OF INFORMATION SCIENCE AND TECHNOLOGY Volume 10, Number 2, 2007, 189 197 MOSFET Model with Simple Extraction Procedures, Suitable for Sensitive Analog Simulations S. EFTIMIE 1, ALEX. RUSU
More informationCMOS Devices. PN junctions and diodes NMOS and PMOS transistors Resistors Capacitors Inductors Bipolar transistors
CMOS Devices PN junctions and diodes NMOS and PMOS transistors Resistors Capacitors Inductors Bipolar transistors PN Junctions Diffusion causes depletion region D.R. is insulator and establishes barrier
More information