Lecture 6 - PN Junction and MOS Electrostatics (III) Electrostatics of pn Junction under Bias February 27, 2001
|
|
- Isabella Smith
- 5 years ago
- Views:
Transcription
1 6.012 Microelectronic Devices and Circuits Spring 2001 Lecture 61 Lecture 6 PN Junction and MOS Electrostatics (III) Electrostatics of pn Junction under Bias February 27, 2001 Contents: 1. electrostatics of pn junction under bias 2. depletion capacitance Reading assignment: Howe and Sodini, Ch. 3,
2 6.012 Microelectronic Devices and Circuits Spring 2001 Lecture 62 Key questions What happens to the electrostatics of a pn junction if a voltage is applied across its terminals? Why does a pn junction behave in some way like a capacitor?
3 6.012 Microelectronic Devices and Circuits Spring 2001 Lecture Electrostatics of pn junction under bias Bias convention for pn junction: p n >0 forward bias <0 reverse bias
4 6.012 Microelectronic Devices and Circuits Spring 2001 Lecture 64 Potential distribution across pn junction in thermal equilibrium: p + n pqnr SCR φ nqnr φ mp φ B po 0 no φ mn Apply voltage to pside with respect to nside: p + n pqnr SCR φ nqnr φ B po 0 no Battery imposes a potential difference across diode
5 6.012 Microelectronic Devices and Circuits Spring 2001 Lecture 65 How does potential distribution inside junction change as a result of bias? p + n pqnr SCR nqnr φ >0? =0 can drop across five regions: metal/pqnr contact pqnr SCR nqnr metal/nqnr contact In which region does drop most?
6 6.012 Microelectronic Devices and Circuits Spring 2001 Lecture 66 Essentially, all applied voltage drops across SCR: p + n pqnr SCR nqnr φ >0 =0 φ B φ B Potential difference across junction (potential barrier ): in equilibrium: φ B in forward bias: φ B <φ B in reverse bias: φ B >φ B (since <0) What happens to SCR electrostatics?
7 6.012 Microelectronic Devices and Circuits Spring 2001 Lecture 67 SCR electrostatics under bias: φ φ B φ B φ B >0 =0 <0 E E() ρ qnd p() n() qna forward bias: builtin potential E d reverse bias: builtin potential E d
8 6.012 Microelectronic Devices and Circuits Spring 2001 Lecture 68 Fundamentally, electrostatics of SCR under bias unchanged from thermal equilibrium SCR dipole of charge modulated to accommodate modified potential build up across junction Useful consequence: Analytical formulation of electrostatics of SCR identical to that of thermal equilibrium if: Then: φ B φ B n ( )= 2ɛ(φ B )N a p ( )= q(n a + N d )N d 2ɛ(φ B )N d q(n a + N d )N a d ( )= 2ɛ(φ B )(N a + N d ) qn a N d E ( )= 2q(φ B )N a N d ɛ(n a + N d )
9 6.012 Microelectronic Devices and Circuits Spring 2001 Lecture 69 Can all be rewritten as: n ( )= no 1 φ B p ( )= po 1 φ B d ( )= do 1 φ B E ( )= E o 1 φ B In strongly asymmetric junction, all changes take place in lowly doped side: φ E ρ φ B φ B φ B >0 qnd n() =0 <0 E() qna
10 6.012 Microelectronic Devices and Circuits Spring 2001 Lecture Depletion capacitance Apply small signal on top of bias: p n ρ qn d p() Q Q +Q qna Q n() + + Q ρ p() n() Q Change in across diode: change of Q at p change of Q at n
11 6.012 Microelectronic Devices and Circuits Spring 2001 Lecture 611 Looks like parallelplate capacitor: ε t ins ρ + Q +Q Q Q ρ + Q Q Capacitance per unit area: C = ɛ t ins
12 6.012 Microelectronic Devices and Circuits Spring 2001 Lecture 612 In analogy, in pn junction: p n ρ qn d p() Q Q +Q qna Q n() + + Q ρ p() n() Q Depletion capacitance per unit area: C j ( )= ɛ d ( ) = qɛn a N d 2(φ B )(N a + N d ) = C jo 1 φ B
13 6.012 Microelectronic Devices and Circuits Spring 2001 Lecture 613 C j ( )= ɛ d ( ) = qɛn a N d 2(φ B )(N a + N d ) = C jo 1 φ B Key dependencies of C j : C j depends on bias (because d depends on bias) C j C jo 0 φ B C j depends on doping: N a,n d C j In strongly asymmetric junction (i.e. p + n junction): C j ( ) qɛn d 2(φ B ) capacitance dominated by lowlydoped side.
14 6.012 Microelectronic Devices and Circuits Spring 2001 Lecture 614 Relevance of capacitancevoltage characteristics of diode: 1. pn diode= variable capacitor (varactor): useful for voltagecontrolled oscillators (CO) 2. C j : important consideration in dynamics of pn diode 3. powerful characterization technique: i.e. 1/C 2 j vs. yields φ B and N d in strongly asymmetric p + n junction: 1 C 2 j 2(φ B ) qɛn d 1 C j 2 2 εqn d 0 φ B
15 6.012 Microelectronic Devices and Circuits Spring 2001 Lecture 615 Eperimental data [from Fortini et al., IEEE Trans. Electron Dev. ED29, 1604 (1982)]:
16 6.012 Microelectronic Devices and Circuits Spring 2001 Lecture 616 Alternative view of capacitance: depletion charge p n ρ qn d p() Q Q +Q qna Q n() + + Q ρ p() n() Q Q j ( )= 2qɛN a N d (φ B ) N a + N d = Q jo 1 φ B
17 6.012 Microelectronic Devices and Circuits Spring 2001 Lecture 617 Q j ( )= 2qɛN a N d (φ B ) N a + N d = Q jo 1 φ B Qj Qjo C j 0 φ B C j is slope of Q j vs. characteristics: but not: C j = dq j d C j = Q j
18 6.012 Microelectronic Devices and Circuits Spring 2001 Lecture 618 Application of voltage to pn junction also results in current: pn diode. I log I 0.43 q kt IS IS linear scale semilogarithmic scale Will study after MOSFET and CMOS digital circuits.
19 6.012 Microelectronic Devices and Circuits Spring 2001 Lecture 619 Key conclusions oltage applied to pn junction drops across SCR: SCR electrostatics modified in forward bias: d, E in reverse bias: d, E Analytical formulation for SCR electrostatics in thermal equilibrium valid under bias if: φ B φ B As changes, SCR charge changes too: depletion capacitance pn junction depletion capacitance depends on bias
Lecture 17 - p-n Junction. October 11, Ideal p-n junction in equilibrium 2. Ideal p-n junction out of equilibrium
6.72J/3.43J - Integrated Microelectronic Devices - Fall 22 Lecture 17-1 Lecture 17 - p-n Junction October 11, 22 Contents: 1. Ideal p-n junction in equilibrium 2. Ideal p-n junction out of equilibrium
More informationLecture 16 - The pn Junction Diode (II) Equivalent Circuit Model. April 8, 2003
6.012 - Microelectronic Devices and Circuits - Spring 2003 Lecture 16-1 Lecture 16 - The pn Junction Diode (II) Equivalent Circuit Model April 8, 2003 Contents: 1. I-V characteristics (cont.) 2. Small-signal
More informationLecture 7 - PN Junction and MOS Electrostatics (IV) Electrostatics of Metal-Oxide-Semiconductor Structure. September 29, 2005
6.12 - Microelectronic Devices and Circuits - Fall 25 Lecture 7-1 Lecture 7 - PN Junction and MOS Electrostatics (IV) Electrostatics of Metal-Oide-Semiconductor Structure September 29, 25 Contents: 1.
More informationLecture 7 PN Junction and MOS Electrostatics(IV) Metal Oxide Semiconductor Structure (contd.)
Lecture 7 PN Junction and MOS Electrostatics(IV) Metal Oxide Semiconductor Structure (contd.) Outline 1. Overview of MOS electrostatics under bias 2. Depletion regime 3. Flatband 4. Accumulation regime
More informationLecture 6 PN Junction and MOS Electrostatics(III) Metal-Oxide-Semiconductor Structure
Lecture 6 PN Junction and MOS Electrostatics(III) Metal-Oxide-Semiconductor Structure Outline 1. Introduction to MOS structure 2. Electrostatics of MOS in thermal equilibrium 3. Electrostatics of MOS with
More informationLecture 16 The pn Junction Diode (III)
Lecture 16 The pn Junction iode (III) Outline I V Characteristics (Review) Small signal equivalent circuit model Carrier charge storage iffusion capacitance Reading Assignment: Howe and Sodini; Chapter
More informationLecture 8 PN Junction and MOS Electrostatics (V) Electrostatics of Metal Oxide Semiconductor Structure (cont.) October 4, 2005
6.12 Microelectronic Devices and Circuits Fall 25 Lecture 8 1 Lecture 8 PN Junction and MOS Electrostatics (V) Electrostatics of Metal Oide Semiconductor Structure (cont.) Contents: October 4, 25 1. Overview
More informationWeek 3, Lectures 6-8, Jan 29 Feb 2, 2001
Week 3, Lectures 6-8, Jan 29 Feb 2, 2001 EECS 105 Microelectronics Devices and Circuits, Spring 2001 Andrew R. Neureuther Topics: M: Charge density, electric field, and potential; W: Capacitance of pn
More informationLecture 15 - The pn Junction Diode (I) I-V Characteristics. November 1, 2005
6.012 - Microelectronic Devices and Circuits - Fall 2005 Lecture 15-1 Lecture 15 - The pn Junction Diode (I) I-V Characteristics November 1, 2005 Contents: 1. pn junction under bias 2. I-V characteristics
More informationLecture 12: MOS Capacitors, transistors. Context
Lecture 12: MOS Capacitors, transistors Context In the last lecture, we discussed PN diodes, and the depletion layer into semiconductor surfaces. Small signal models In this lecture, we will apply those
More informationLecture 4 - PN Junction and MOS Electrostatics (I) Semiconductor Electrostatics in Thermal Equilibrium. February 13, 2003
6.012 - Microelectronic Devices and Circuits - Spring 2003 Lecture 4-1 Contents: Lecture 4 - PN Junction and MOS Electrostatics (I) Semiconductor Electrostatics in Thermal Equilibrium February 13, 2003
More informationLecture 4 - PN Junction and MOS Electrostatics (I) Semiconductor Electrostatics in Thermal Equilibrium September 20, 2005
6.012 - Microelectronic Devices and Circuits - Fall 2005 Lecture 4-1 Contents: Lecture 4 - PN Junction and MOS Electrostatics (I) Semiconductor Electrostatics in Thermal Equilibrium September 20, 2005
More informationLecture 9 MOSFET(II) MOSFET I V CHARACTERISTICS(contd.)
Lecture 9 MOSFET(II) MOSFET I V CHARACTERISTICS(contd.) Outline 1. The saturation region 2. Backgate characteristics Reading Assignment: Howe and Sodini, Chapter 4, Section 4.4 6.012 Spring 2009 Lecture
More information1st Year-Computer Communication Engineering-RUC. 4- P-N Junction
4- P-N Junction We begin our study of semiconductor devices with the junction for three reasons. (1) The device finds application in many electronic systems, e.g., in adapters that charge the batteries
More informationLecture 20 - p-n Junction (cont.) October 21, Non-ideal and second-order effects
6.70J/3.43J - Integrated Microelectronic Devices - Fall 00 Lecture 0-1 Lecture 0 - p-n Junction (cont.) October 1, 00 Contents: 1. Non-ideal and second-order effects Reading assignment: del Alamo, Ch.
More informationECE321 Electronics I
ECE321 Electronics I Lecture 4: Physics of Semiconductor iodes Payman Zarkesh-Ha Office: ECE Bldg. 230B Office hours: Tuesday 2:00-3:00PM or by appointment E-mail: pzarkesh.unm.edu Slide: 1 Review of Last
More informationSemiconductor Device Physics
1 emiconductor Device Physics Lecture 8 http://zitompul.wordpress.com 2 0 1 3 emiconductor Device Physics 2 M Contacts and chottky Diodes 3 M Contact The metal-semiconductor (M) contact plays a very important
More informationLecture 11: MOS Transistor
Lecture 11: MOS Transistor Prof. Niknejad Lecture Outline Review: MOS Capacitors Regions MOS Capacitors (3.8 3.9) CV Curve Threshold Voltage MOS Transistors (4.1 4.3): Overview Cross-section and layout
More informationElectronic Devices and Circuits Lecture 5 - p-n Junction Injection and Flow - Outline
6.012 - Electronic Devices and Circuits Lecture 5 - p-n Junction Injection and Flow - Outline Review Depletion approimation for an abrupt p-n junction Depletion charge storage and depletion capacitance
More informationFor the following statements, mark ( ) for true statement and (X) for wrong statement and correct it.
Benha University Faculty of Engineering Shoubra Electrical Engineering Department First Year communications. Answer all the following questions Illustrate your answers with sketches when necessary. The
More informationElectrical Characteristics of MOS Devices
Electrical Characteristics of MOS Devices The MOS Capacitor Voltage components Accumulation, Depletion, Inversion Modes Effect of channel bias and substrate bias Effect of gate oide charges Threshold-voltage
More informationMicroelectronic Devices and Circuits Lecture 9 - MOS Capacitors I - Outline Announcements Problem set 5 -
6.012 - Microelectronic Devices and Circuits Lecture 9 - MOS Capacitors I - Outline Announcements Problem set 5 - Posted on Stellar. Due net Wednesday. Qualitative description - MOS in thermal equilibrium
More informationLecture 23 - The Si surface and the Metal-Oxide-Semiconductor Structure (cont.) April 4, 2007
6.720J/3.43J Integrated Microelectronic Devices Spring 2007 Lecture 231 Lecture 23 The Si surface and the MetalOxideSemiconductor Structure (cont.) April 4, 2007 Contents: 1. Ideal MOS structure under
More informationECE 340 Lecture 27 : Junction Capacitance Class Outline:
ECE 340 Lecture 27 : Junction Capacitance Class Outline: Breakdown Review Junction Capacitance Things you should know when you leave M.J. Gilbert ECE 340 Lecture 27 10/24/11 Key Questions What types of
More informationLecture 15: MOS Transistor models: Body effects, SPICE models. Context. In the last lecture, we discussed the modes of operation of a MOS FET:
Lecture 15: MOS Transistor models: Body effects, SPICE models Context In the last lecture, we discussed the modes of operation of a MOS FET: oltage controlled resistor model I- curve (Square-Law Model)
More informationEECS130 Integrated Circuit Devices
EECS130 Integrated Circuit Devices Professor Ali Javey 10/02/2007 MS Junctions, Lecture 2 MOS Cap, Lecture 1 Reading: finish chapter14, start chapter16 Announcements Professor Javey will hold his OH at
More informationLong Channel MOS Transistors
Long Channel MOS Transistors The theory developed for MOS capacitor (HO #2) can be directly extended to Metal-Oxide-Semiconductor Field-Effect transistors (MOSFET) by considering the following structure:
More informationLecture 7 - Carrier Drift and Diffusion (cont.) February 20, Non-uniformly doped semiconductor in thermal equilibrium
6.720J/3.43J - Integrated Microelectronic Devices - Spring 2007 Lecture 7-1 Lecture 7 - Carrier Drift and Diffusion (cont.) February 20, 2007 Contents: 1. Non-uniformly doped semiconductor in thermal equilibrium
More informationLecture 19 - p-n Junction (cont.) October 18, Ideal p-n junction out of equilibrium (cont.) 2. pn junction diode: parasitics, dynamics
6.720J/3.43J - Integrated Microelectronic Devices - Fall 2002 Lecture 19-1 Lecture 19 - p-n Junction (cont.) October 18, 2002 Contents: 1. Ideal p-n junction out of equilibrium (cont.) 2. pn junction diode:
More informationESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 4: January 23, 2018 MOS Transistor Theory, MOS Model Penn ESE 570 Spring 2018 Khanna Lecture Outline! CMOS Process Enhancements! Semiconductor
More informationSection 12: Intro to Devices
Section 12: Intro to Devices Extensive reading materials on reserve, including Robert F. Pierret, Semiconductor Device Fundamentals Bond Model of Electrons and Holes Si Si Si Si Si Si Si Si Si Silicon
More informationDepartment of Electrical and Computer Engineering, Cornell University. ECE 3150: Microelectronics. Spring Due on Feb. 15, 2018 by 7:00 PM
Department of Electrical and Computer Engineering, Cornell University ECE 3150: Microelectronics Spring 018 Homework 3 Due on Feb. 15, 018 by 7:00 PM Suggested Readings: a) Lecture notes Important Note:
More informationCMOS Devices. PN junctions and diodes NMOS and PMOS transistors Resistors Capacitors Inductors Bipolar transistors
CMOS Devices PN junctions and diodes NMOS and PMOS transistors Resistors Capacitors Inductors Bipolar transistors PN Junctions Diffusion causes depletion region D.R. is insulator and establishes barrier
More informationLecture 15 The pn Junction Diode (II)
Lecture 15 The pn Junction Diode (II I-V characteristics Forward Bias Reverse Bias Outline Reading Assignment: Howe and Sodini; Chapter 6, Sections 6.4-6.5 6.012 Spring 2007 Lecture 15 1 1. I-V Characteristics
More informationDepartment of Electrical and Computer Engineering, Cornell University. ECE 3150: Microelectronics. Spring Due on March 01, 2018 at 7:00 PM
Department of Electrical and Computer Engineering, Cornell University ECE 3150: Microelectronics Spring 2018 Homework 4 Due on March 01, 2018 at 7:00 PM Suggested Readings: a) Lecture notes Important Note:
More informationEE105 Fall 2015 Microelectronic Devices and Circuits: Semiconductor Fabrication and PN Junctions
EE105 Fall 2015 Microelectronic Devices and Circuits: Semiconductor Fabrication and PN Junctions Prof. Ming C. Wu wu@eecs.berkeley.edu 511 Sutardja Dai Hall (SDH) 1 pn Junction p-type semiconductor in
More informationLecture 22 Field-Effect Devices: The MOS Capacitor
Lecture 22 Field-Effect Devices: The MOS Capacitor F. Cerrina Electrical and Computer Engineering University of Wisconsin Madison Click here for link to F.C. homepage Spring 1999 0 Madison, 1999-II Topics
More informationLecture 22 - The Si surface and the Metal-Oxide-Semiconductor Structure (cont.) April 2, 2007
6.720J/3.43J - Integrated Microelectronic Devices - Spring 2007 Lecture 22-1 Lecture 22 - The Si surface and the Metal-Oxide-Semiconductor Structure (cont.) April 2, 2007 Contents: 1. Ideal MOS structure
More informationEECS130 Integrated Circuit Devices
EECS130 Integrated Circuit Devices Professor Ali Javey 9/18/2007 P Junctions Lecture 1 Reading: Chapter 5 Announcements For THIS WEEK OLY, Prof. Javey's office hours will be held on Tuesday, Sept 18 3:30-4:30
More informationESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 4: January 29, 2019 MOS Transistor Theory, MOS Model Penn ESE 570 Spring 2019 Khanna Lecture Outline! CMOS Process Enhancements! Semiconductor
More informationPN Junction. Ang M.S. October 8, Maxwell s Eqautions Review : Poisson s Equation for PNJ. Q encl S. E ds. σ = dq ds. ρdv = Q encl.
PN Junction Ang M.S. October 8, 0 Reference Sedra / Smith, M icroelectronic Circuits Maxwell s Eqautions Review : Poisson s Equation for PNJ. Gauss Law for E field The total enclosed charge Q encl. insde
More informationPN Junctions. Lecture 7
Lecture 7 PN Junctions Kathy Aidala Applied Physics, G2 Harvard University 10 October, 2002 Wei 1 Active Circuit Elements Why are they desirable? Much greater flexibility in circuit applications. What
More informationSemiconductor Physics and Devices
The pn Junction 1) Charge carriers crossing the junction. 3) Barrier potential Semiconductor Physics and Devices Chapter 8. The pn Junction Diode 2) Formation of positive and negative ions. 4) Formation
More informationIntegrated Circuits & Systems
Federal University of Santa Catarina Center for Technology Computer Science & Electronics Engineering Integrated Circuits & Systems INE 5442 Lecture 10 MOSFET part 1 guntzel@inf.ufsc.br ual-well Trench-Isolated
More informationEE105 - Fall 2006 Microelectronic Devices and Circuits
EE105 - Fall 2006 Microelectronic Devices and Circuits Prof. Jan M. Rabaey (jan@eecs) Lecture 7: MOS Transistor Some Administrative Issues Lab 2 this week Hw 2 due on We Hw 3 will be posted same day MIDTERM
More informationPhysics of Semiconductors 8 th
Physics of Semiconductors 8 th 2016.6.6 Shingo Katsumoto Department of Physics, Institute for Solid State Physics University of Tokyo Review of pn junction Estimation of builtin potential Depletion layer
More informationLecture 38 - Bipolar Junction Transistor (cont.) May 9, 2007
6.72J/3.43J - Integrated Microelectronic Devices - Spring 27 Lecture 38-1 Lecture 38 - Bipolar Junction Transistor (cont.) May 9, 27 Contents: 1. Non-ideal effects in BJT in FAR Reading material: del Alamo,
More informationEE105 - Spring 2007 Microelectronic Devices and Circuits. Structure and Symbol of MOSFET. MOS Capacitor. Metal-Oxide-Semiconductor (MOS) Capacitor
EE105 - Spring 007 Microelectronic Device and ircuit Metal-Oide-Semiconductor (MOS) apacitor Lecture 4 MOS apacitor The MOS tructure can be thought of a a parallel-plate capacitor, with the top plate being
More informationDigital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. The Devices. July 30, Devices.
Digital Integrated Circuits A Design Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic The July 30, 2002 1 Goal of this chapter Present intuitive understanding of device operation Introduction
More informationRecitation 17: BJT-Basic Operation in FAR
Recitation 17: BJT-Basic Operation in FAR BJT stands for Bipolar Junction Transistor 1. Can be thought of as two p-n junctions back to back, you can have pnp or npn. In analogy to MOSFET small current
More informationChoice of V t and Gate Doping Type
Choice of V t and Gate Doping Type To make circuit design easier, it is routine to set V t at a small positive value, e.g., 0.4 V, so that, at V g = 0, the transistor does not have an inversion layer and
More information! CMOS Process Enhancements. ! Semiconductor Physics. " Band gaps. " Field Effects. ! MOS Physics. " Cut-off. " Depletion.
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 4: January 3, 018 MOS Transistor Theory, MOS Model Lecture Outline! CMOS Process Enhancements! Semiconductor Physics " Band gaps " Field Effects!
More informationFIELD-EFFECT TRANSISTORS
FIEL-EFFECT TRANSISTORS 1 Semiconductor review 2 The MOS capacitor 2 The enhancement-type N-MOS transistor 3 I-V characteristics of enhancement MOSFETS 4 The output characteristic of the MOSFET in saturation
More informationThe Devices. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002
Digital Integrated Circuits A Design Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic The Devices July 30, 2002 Goal of this chapter Present intuitive understanding of device operation Introduction
More informationESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 4: January 24, 2017 MOS Transistor Theory, MOS Model Penn ESE 570 Spring 2017 Khanna Lecture Outline! Semiconductor Physics " Band gaps "
More informationEE105 - Fall 2005 Microelectronic Devices and Circuits
EE105 - Fall 005 Microelectronic Devices and Circuits ecture 7 MOS Transistor Announcements Homework 3, due today Homework 4 due next week ab this week Reading: Chapter 4 1 ecture Material ast lecture
More informationLecture 04 Review of MOSFET
ECE 541/ME 541 Microelectronic Fabrication Techniques Lecture 04 Review of MOSFET Zheng Yang (ERF 3017, email: yangzhen@uic.edu) What is a Transistor? A Switch! An MOS Transistor V GS V T V GS S Ron D
More information! CMOS Process Enhancements. ! Semiconductor Physics. " Band gaps. " Field Effects. ! MOS Physics. " Cut-off. " Depletion.
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 4: January 9, 019 MOS Transistor Theory, MOS Model Lecture Outline CMOS Process Enhancements Semiconductor Physics Band gaps Field Effects
More informationLecture 23: Negative Resistance Osc, Differential Osc, and VCOs
EECS 142 Lecture 23: Negative Resistance Osc, Differential Osc, and VCOs Prof. Ali M. Niknejad University of California, Berkeley Copyright c 2005 by Ali M. Niknejad A. M. Niknejad University of California,
More informationLecture 5 Junction characterisation
Lecture 5 Junction characterisation Jon Major October 2018 The PV research cycle Make cells Measure cells Despair Repeat 40 1.1% 4.9% Data Current density (ma/cm 2 ) 20 0-20 -1.0-0.5 0.0 0.5 1.0 Voltage
More informationThermionic Emission Theory
hapter 4. PN and Metal-Semiconductor Junction Thermionic Emiion Theory Energy band diagram of a Schottky contact with a forward bia V applied between the metal and the emiconductor. Electron concentration
More informationECE 440 Lecture 20 : PN Junction Electrostatics II Class Outline:
ECE 440 Lecture 20 : PN Junction Electrostatics II Class Outline: Depletion Approximation Step Junction Things you should know when you leave Key Questions What is the space charge region? What are the
More informationMOSFET: Introduction
E&CE 437 Integrated VLSI Systems MOS Transistor 1 of 30 MOSFET: Introduction Metal oxide semiconductor field effect transistor (MOSFET) or MOS is widely used for implementing digital designs Its major
More informationLecture 17 - The Bipolar Junction Transistor (I) Forward Active Regime. April 10, 2003
6.012 - Microelectronic Devices and Circuits - Spring 2003 Lecture 17-1 Lecture 17 - The Bipolar Junction Transistor (I) Contents: Forward Active Regime April 10, 2003 1. BJT: structure and basic operation
More informationLecture 29 - The Long Metal-Oxide-Semiconductor Field-Effect Transistor (cont.) April 20, 2007
6.720J/3.43J - Integrated Microelectronic Devices - Spring 2007 Lecture 29-1 Lecture 29 - The Long Metal-Oxide-Semiconductor Field-Effect Transistor (cont.) April 20, 2007 Contents: 1. Non-ideal and second-order
More informationSpring Semester 2012 Final Exam
Spring Semester 2012 Final Exam Note: Show your work, underline results, and always show units. Official exam time: 2.0 hours; an extension of at least 1.0 hour will be granted to anyone. Materials parameters
More informationSemiconductor Physics Problems 2015
Semiconductor Physics Problems 2015 Page and figure numbers refer to Semiconductor Devices Physics and Technology, 3rd edition, by SM Sze and M-K Lee 1. The purest semiconductor crystals it is possible
More informationELEC 3908, Physical Electronics, Lecture 13. Diode Small Signal Modeling
ELEC 3908, Physical Electronics, Lecture 13 iode Small Signal Modeling Lecture Outline Last few lectures have dealt exclusively with modeling and important effects in static (dc) operation ifferent modeling
More informationMOS Transistors. Prof. Krishna Saraswat. Department of Electrical Engineering Stanford University Stanford, CA
MOS Transistors Prof. Krishna Saraswat Department of Electrical Engineering S Stanford, CA 94305 saraswat@stanford.edu 1 1930: Patent on the Field-Effect Transistor! Julius Lilienfeld filed a patent describing
More informationSample Exam # 2 ECEN 3320 Fall 2013 Semiconductor Devices October 28, 2013 Due November 4, 2013
Sample Exam # 2 ECEN 3320 Fall 203 Semiconductor Devices October 28, 203 Due November 4, 203. Below is the capacitance-voltage curve measured from a Schottky contact made on GaAs at T 300 K. Figure : Capacitance
More informationDevice Models (PN Diode, MOSFET )
Device Models (PN Diode, MOSFET ) Instructor: Steven P. Levitan steve@ece.pitt.edu TA: Gayatri Mehta, José Martínez Book: Digital Integrated Circuits: A Design Perspective; Jan Rabaey Lab Notes: Handed
More informationMicroelectronic Devices and Circuits Lecture 13 - Linear Equivalent Circuits - Outline Announcements Exam Two -
6.012 Microelectronic Devices and Circuits Lecture 13 Linear Equivalent Circuits Outline Announcements Exam Two Coming next week, Nov. 5, 7:309:30 p.m. Review Subthreshold operation of MOSFETs Review Large
More informationSemiconductor Junctions
8 Semiconductor Junctions Almost all solar cells contain junctions between different materials of different doping. Since these junctions are crucial to the operation of the solar cell, we will discuss
More informationL03: pn Junctions, Diodes
8/30/2012 Page 1 of 5 Reference:C:\Users\Bernhard Boser\Documents\Files\Lib\MathCAD\Default\defaults.mcd L03: pn Junctions, Diodes Intrinsic Si Q: What are n, p? Q: Is the Si charged? Q: How could we make
More informationSession 6: Solid State Physics. Diode
Session 6: Solid State Physics Diode 1 Outline A B C D E F G H I J 2 Definitions / Assumptions Homojunction: the junction is between two regions of the same material Heterojunction: the junction is between
More informationECE321 Electronics I
EE31 Electronics I Lecture 8: MOSET Threshold Voltage and Parasitic apacitances Payman Zarkesh-Ha Office: EE Bldg. 3B Office hours: Tuesday :-3:PM or by appointment E-mail: payman@ece.unm.edu Slide: 1
More information! MOS Capacitances. " Extrinsic. " Intrinsic. ! Lumped Capacitance Model. ! First Order Capacitor Summary. ! Capacitance Implications
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 7: February, 07 MOS SPICE Models, MOS Parasitic Details Lecture Outline! MOS Capacitances " Extrinsic " Intrinsic! Lumped Capacitance Model!
More informationDevice Models (PN Diode, MOSFET )
Device Models (PN Diode, MOSFET ) Instructor: Steven P. Levitan steve@ece.pitt.edu TA: Gayatri Mehta, José Martínez Book: Digital Integrated Circuits: A Design Perspective; Jan Rabaey Lab Notes: Handed
More informationFinal Examination EE 130 December 16, 1997 Time allotted: 180 minutes
Final Examination EE 130 December 16, 1997 Time allotted: 180 minutes Problem 1: Semiconductor Fundamentals [30 points] A uniformly doped silicon sample of length 100µm and cross-sectional area 100µm 2
More information(Refer Slide Time: 03:41)
Solid State Devices Dr. S. Karmalkar Department of Electronics and Communication Engineering Indian Institute of Technology, Madras Lecture - 25 PN Junction (Contd ) This is the 25th lecture of this course
More informationMidterm I - Solutions
UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences EECS 130 Spring 2008 Professor Chenming Hu Midterm I - Solutions Name: SID: Grad/Undergrad: Closed
More informationPN Junction and MOS structure
PN Junction and MOS structure Basic electrostatic equations We will use simple one-dimensional electrostatic equations to develop insight and basic understanding of how semiconductor devices operate Gauss's
More informationEEC 118 Lecture #2: MOSFET Structure and Basic Operation. Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation
EEC 118 Lecture #2: MOSFET Structure and Basic Operation Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation Announcements Lab 1 this week, report due next week Bring
More informationSchottky Rectifiers Zheng Yang (ERF 3017,
ECE442 Power Semiconductor Devices and Integrated Circuits Schottky Rectifiers Zheng Yang (ERF 3017, email: yangzhen@uic.edu) Power Schottky Rectifier Structure 2 Metal-Semiconductor Contact The work function
More informationLecture 8 - Carrier Drift and Diffusion (cont.) September 21, 2001
6.720J/3.43J - Integrated Microelectronic Devices - Fall 2001 Lecture 8-1 Lecture 8 - Carrier Drift and Diffusion (cont.) September 21, 2001 Contents: 1. Non-uniformly doped semiconductor in thermal equilibrium
More informationLecture 17 The Bipolar Junction Transistor (I) Forward Active Regime
Lecture 17 The Bipolar Junction Transistor (I) Forward Active Regime Outline The Bipolar Junction Transistor (BJT): structure and basic operation I V characteristics in forward active regime Reading Assignment:
More informationForward-Active Terminal Currents
Forward-Active Terminal Currents Collector current: (electron diffusion current density) x (emitter area) diff J n AE qd n n po A E V E V th ------------------------------ e W (why minus sign? is by def.
More informationLecture 13 - Digital Circuits (II) MOS Inverter Circuits. March 20, 2003
6.012 Microelectronic Devices and Circuits Spring 2003 Lecture 131 Lecture 13 Digital Circuits (II) MOS Inverter Circuits March 20, 2003 Contents: 1. NMOS inverter with resistor pullup (cont.) 2. NMOS
More informationClassification of Solids
Classification of Solids Classification by conductivity, which is related to the band structure: (Filled bands are shown dark; D(E) = Density of states) Class Electron Density Density of States D(E) Examples
More informationLecture-4 Junction Diode Characteristics
1 Lecture-4 Junction Diode Characteristics Part-II Q: Aluminum is alloyed into n-type Si sample (N D = 10 16 cm 3 ) forming an abrupt junction of circular cross-section, with an diameter of 0.02 in. Assume
More informationLecture 18 - The Bipolar Junction Transistor (II) Regimes of Operation April 19, 2001
6.012 - Microelectronic Devices and ircuits - Spring 2001 Lecture 18-1 Lecture 18 - The ipolar Junction Transistor (II) Regimes of Operation April 19, 2001 ontents: 1. Regimes of operation. 2. Large-signal
More informationThe Devices. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002
igital Integrated Circuits A esign Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic The evices July 30, 2002 Goal of this chapter Present intuitive understanding of device operation Introduction
More informationECE PN Junctions and Diodes
ECE 342 2. PN Junctions and iodes Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jschutt@emlab.uiuc.edu ECE 342 Jose Schutt Aine 1 B: material dependent parameter = 5.4 10
More informationLecture 13 - Carrier Flow (cont.), Metal-Semiconductor Junction. October 2, 2002
6.72J/3.43J - Integrated Microelectronic Devices - Fall 22 Lecture 13-1 Contents: Lecture 13 - Carrier Flow (cont.), Metal-Semiconductor Junction October 2, 22 1. Transport in space-charge and high-resistivity
More informationPHYSICAL ELECTRONICS(ECE3540) CHAPTER 9 METAL SEMICONDUCTOR AND SEMICONDUCTOR HETERO-JUNCTIONS
PHYSICAL ELECTRONICS(ECE3540) CHAPTER 9 METAL SEMICONDUCTOR AND SEMICONDUCTOR HETERO-JUNCTIONS Tennessee Technological University Monday, November 11, 013 1 Introduction Chapter 4: we considered the semiconductor
More informationKey Questions. ECE 340 Lecture 27 : Junction Capacitance 4/6/14. Class Outline: Breakdown Review Junction Capacitance
ECE 340 Lecture 27 : Junction Capacitance Breakdown Reiew Class Outline: Things you should know when you leae Key Questions What types of capacitance are prealent in p-n junctions? Which is important in
More informationMOSFETs - An Introduction
Chapter 17. MOSFETs An Introduction Sung June Kim kimsj@snu.ac.kr http://helios.snu.ac.kr CONTENTS Qualitative Theory of Operation Quantitative I Relationships Subthreshold Swing ac Response Qualitative
More information16EC401 BASIC ELECTRONIC DEVICES UNIT I PN JUNCTION DIODE. Energy Band Diagram of Conductor, Insulator and Semiconductor:
16EC401 BASIC ELECTRONIC DEVICES UNIT I PN JUNCTION DIODE Energy bands in Intrinsic and Extrinsic silicon: Energy Band Diagram of Conductor, Insulator and Semiconductor: 1 2 Carrier transport: Any motion
More informationLecture 28 - The Long Metal-Oxide-Semiconductor Field-Effect Transistor (cont.) April 18, 2007
6.720J/3.43J - Integrated Microelectronic Devices - Spring 2007 Lecture 28-1 Lecture 28 - The Long Metal-Oxide-Semiconductor Field-Effect Transistor (cont.) April 18, 2007 Contents: 1. Second-order and
More informationEE105 Fall 2014 Microelectronic Devices and Circuits. NMOS Transistor Capacitances: Saturation Region
EE105 Fall 014 Microelectronic Devices and Circuits Prof. Ming C. Wu wu@eecs.berkeley.edu 511 Sutardja Dai Hall (SDH) 1 NMOS Transistor Capacitances: Saturation Region Drain no longer connected to channel
More information