ELEC 3908, Physical Electronics, Lecture 23. The MOSFET Square Law Model


 Hugh Greer
 3 years ago
 Views:
Transcription
1 ELEC 3908, Physical Electronics, Lecture 23 The MOSFET Square Law Model
2 Lecture Outline As with the diode and bipolar, have looked at basic structure of the MOSFET and now turn to derivation of a current model in terms of potentials and physical quantities Because of the structure of the device, the derivation is more complex than for the diode or BJT the fine details of the math are not as important as the overall approach Derivation will be for triode operation, with saturation modeling considered in lecture 24 End result will be the familiar square law model Page 232
3 CoOrdinate System For MOSFET derivations, the following coordinate system will be used x is the distance into the substrate, x = 0 is the substrate surface y is the distance along the channel from source to drain, y = 0 is the source end of the channel, the drain end is y = L z is the distance along the channel parallel to the source and drain, z = 0 is the same point as x = y = 0, the other side is z = W Page 233
4 Model Assumptions Uniformity in z: when the MOSFET channel is wide (in z) compared to its length (in y), it is reasonable to assume that the total effect of current flow can be determined by analysing the device at a single point in z then scaling the result by the width W Page 234
5 Model Assumptions (con t) Steady state operation: All time derivatives are zero (leading to a static or dc model). nchannel device: The derivation will be for a device constructed in a pwell. The same results apply with the appropriate bias polarity changes. Drift Conduction: Any diffusion component is ignored Nonsaturated carrier velocity: Electric fields will be assumed to be low enough so that v E Zero subthreshold current: For V GS < V T, I D = 0 Uniformly doped substrate Gradual channel approximation (GCA): The lateral E (due to V DS ) is assumed to be small compared to the transverse E (due to V GS ). This allows a onedimensional charge balance between the gate and the substrate Page 235
6 Triode Model  Channel J Integration If carrier transport is only due to drift, the current density will be J ( x, y) = qn( x, y) μ ( x, y) E ( x, y) n n y This expression can be integrated over x from the surface (x = 0) to a point deep enough into the substrate to enclose the channel (x = x C ), and over z from one side of the channel (z = 0) to the other (z = W) W x C C J ( x, y) dxdz = qn( x, y) μ ( x, y) E ( x, y) dxdz 0 0 n 0 0 W x n y Page 236
7 Triode Model  Channel Integral Simplification W x C C J( x, ydxdz ) = qnx (, y) μ ( x, y) E ( x, ydxdz ) 0 0 n 0 0 The left hand side of this equation is simply the terminal current I D, since at steady state the total channel current must be constant along the channel On the right hand side, the integral wrt z can be performed to give a factor W (since the device is uniform in z by assumption) The result of these simplifications is x C W This equation must be further simplified to arrive at a solution x I = Wq n( x, y) μ ( x, y) E ( x, y) dx D n y 0 n y Page 237
8 Triode Model  Channel Integration Approximations The value of mobility is being integrated over the channel, and is not constant due to the changing E, however it is normally approximated (badly) as being constant at an effective surface mobility value In the previous expression, the channel electric field E y is integrated over the channel depth x C  it is a fair approximation to assume that E y is not a function of x, that is that E y is constant over the channel With these simplifications, the result is x C I D = W μ ne y( y) q n( x, y) dx 0 Page 238
9 Triode Model  Mobile Charge Term The remaining integral term is now x C q n( x, y) dx This represents the total electron charge per unit gate area at the point y, so the following definition can be made This quantity is termed the mobile charge, since it is distinct from fixed charge arising due to substrate acceptors in the depletion region With this definition, the current expression can be written 0 x C Q $ m ( y) = q n( x, y) dx 0 I = μ WE ( y) Qˆ ( y) D n y m Page 239
10 Triode Model  Integration over y This expression can now be integrated over y from one end of the channel to the other to give L I dy = μ W ( y) Qˆ ( y) dy E L D n y m 0 0 Since I D is a constant along the channel, the left hand side is simply I D L In order to evaluate the right hand side, the variable of integration is changed from the channel position y to the surface potential ψ S Page 2310
11 Triode Model  Surface Potential The surface potential ψ S is the potential at the substrate surface, i.e. the point x = 0 The electric field in the y direction can be written using Helmholtz s theorem as dψ S E y ( y) = dy With the above substitution and some rearrangement, the current expression becomes I W L Q y d S = μ $ ψ ( ) dy dy D n m 0 L Page 2311
12 Triode Model  Change of Integration Variable The variable of integration can now be changed from y, position along the channel, to ψ S, surface potential At the source end y = 0, the ψ S boundary condition is ψ S,S At the drain end y = L, the ψ S boundary condition is ψ S,D These boundary conditions can be found in terms of the bulk potential and the applied biases on each junction ψ ψ = 2φ + V = 2φ + V SS, B SB SD, B DB The integral expression can therefore be written I ψ S, D B DB W W = μ Q$ d = Q d L ( ψ ) ψ μ $ L ( ψ ) ψ D n m S S n m S S ψ 2φ + V S, S 2φ B + V SB Page 2312
13 Triode Model  Charge Balance and Gate Charge To determine the mobile charge in terms of surface potential, the gradual channel approximation is used to write a charge balance between the gate and substrate ( ) Q $ = Q $ = Q $ + Q $ G S m dep The gate charge is found by the potential across the oxide capacitance and the oxide capacitance itself as Q$ = V V ψ C$ ( ) G GB FB S ox Page 2313
14 Triode Model  Square Law Depletion Charge In the square law model, a severe approximation is made as to the nature of the depletion charge under the surface The positional dependence is ignored, and the source value is applied along the channel ( ψ ) = 2 ε ( 2φ + ) $Q q N V dep S Si A B SB This results in a simple expression for I D, but sacrifices a great deal of accuracy Page 2314
15 Triode Model  Final Mobile Charge Expression The mobile charge is therefore found as ( ψ ) = ( ψ ) ( ψ ) = ( V V ψ ) C$ + 2qε N ( 2φ + V ) Q$ Q$ Q$ m S G S dep S GB FB S ox Si A B SB This expression can then be substituted into the integral equation for I D to give I 2φ + V B DB W = μ Q$ d L ( ψ ) ψ D n m S S 2φ + V B SB C W 2φ B+ VDB = μ $ n ox ( VGB VFB S) L ψ 2φ B+ VSB ( φ + ) 2qε N 2 V C$ Si A B SB ox dψ S Page 2315
16 Threshold Modulation Once the integration is performed, the result can be written compactly with a generalized definition of the threshold voltage V ( 2 2 ) V = V + γ φ + V φ T To B SB B ( φ ) 2qεSiNA 2 B 2qε = V + 2φ + γ = C$ C$ To FB B ox These equations model the dependence of V T on source substrate bias, an effect called threshold modulation V To is the zero bias threshold voltage, and γ is the threshold modulation parameter Si ox N A Page 2316
17 Example 23.1: γ Calculation Calculate the threshold modulation parameter γ for a MOSFET with a substrate doping of 2x10 16 /cm 3, and an oxide thickness of 20 nm. Page 2317
18 Example 23.1: Solution By direct substitution, using the value of oxide capacitance found previously γ= 2 q = 047. V Page 2318
19 Triode Model  Final Current Expression With some simplification and the generalized definition of threshold voltage, the drain current expression for the square law model in the triode region becomes I C W V DS D = μ $ 2 n ox ( VGS VT) VDS V V, V V, L 2 GS T DS DS sat Since this equation is based on the mobile charge expression below, it is only valid until the point of pinchoff, when the mobile charge goes to zero at the drain end ( ψ ) = ( ψ ) ( ψ ) = ( V V ψ ) C$ + 2qε N ( 2φ + V ) Q$ Q$ Q$ m S G S dep S GB FB S ox Si A B SB Page 2319
20 Square Law V DS,sat The triode region expression is valid until the mobile charge at the drain end goes to zero This happens at a drain end surface potential of 2φ B +V DB,sat which can be written 2φ B + V DS,sat +V SB The pinchoff condition can therefore be written ( ψ ) = 0 = ( 2φ, ) Q$ V V V V C$ m S GB FB B DS sat SB ox ( φ ) + 2qε N 2 + V Si A B SB This expression can be solved for V DS,sat to give ( φ + ) 2qεSiNA 2 B VSB VDS, sat = VGB VSB VFB 2φ B C$ = V ox 3 GS = V T (generalized) = V V GS T Page 2320
21 Other V DS,sat Models Important to realize that V DS,sat = V GS V T is the pinchoff voltage for the square law model only  it arises in this form because of the model used for the depletion charge ( ψ ) = 0 = ( 2φ, ) Q$ V V V V C$ m S GB FB B DS sat SB ox ( φ ) + 2qεSiN A B + VSB from constant $ term A model which uses a more accurate depletion charge expression, or which makes different assumptions, would give a different expression for V DS,sat Q dep Page 2321
22 Saturation Region Model For the simple square law model, the current is assumed to be constant after pinchoff at the pinchoff value I C W V D = μ $ n ox ( VGS VT ) VDS, sat L = μ n ( V V ) 2 DS, sat C W 2 $ GS T ox V V V V L, 2 2 GS T DS DS, sat Page 2322
23 Example 23.2: Square Law Current Calculation Calculate the drain current flowing in the MOSFET whose layout (1.0 μm/div) is shown below at the potentials shown. Assume 0.1 μm of lateral diffusion under the gate. Use the gate oxide thickness and substrate doping of the previous examples. Use an effective surface mobility of 530 cm 2 /Vsec. Page 2323
24 Example 23.2: Solution From the layout, the channel width W is 8 μm, and the channel length L is 2 μm less the lateral diffusion of the source and drain under the gate (0.1 μm each), 1.8 μm. Page 2324
25 Example 23.2: Solution (con t) From the individual terminal potentials, the potentials required for the square law model are VSB = VS VB VGS = VG VS = 1 0= 1 = 3 1= 2 V = V V = 4 1= 3 DS D S Since V SB 0, the threshold voltage must be recalculated as ( ) V T = = V Page 2325
26 Example 23.2: Solution (con t) The saturation drain source voltage is therefore VDS, sat = VGS VT = = 157. V Since V DS is larger than V DS,sat, the device is in the saturation region. The current is therefore I D = ( ) = A Page 2326
27 Lecture Summary The simple square law model for MOSFET drain current was determined by Writing an expression for current density by drift, and integrating the current density through a thin slice of the channel (x and z) Performing a final integration along L, which involves an important simplification of the depletion charge dependence on channel position The resulting model shows that for non zero V SB, threshold modulation will occur The end of the triode region of operation is the saturation voltage V DS,sat, which is V GS V T for the square law model, but is different for other models with different assumptions about the charge Page 2327
ELEC 3908, Physical Electronics, Lecture 26. MOSFET Small Signal Modelling
ELEC 3908, Physical Electronics, Lecture 26 MOSFET Small Signal Modelling Lecture Outline MOSFET small signal behavior will be considered in the same way as for the diode and BJT Capacitances will be considered
More informationLecture 9 MOSFET(II) MOSFET I V CHARACTERISTICS(contd.)
Lecture 9 MOSFET(II) MOSFET I V CHARACTERISTICS(contd.) Outline 1. The saturation region 2. Backgate characteristics Reading Assignment: Howe and Sodini, Chapter 4, Section 4.4 6.012 Spring 2009 Lecture
More informationELEC 3908, Physical Electronics, Lecture 27. MOSFET Scaling and Velocity Saturation
ELEC 3908, Physical Electronics, Lecture 27 MOSFET Scaling and Velocity Saturation Lecture Outline Industry push is always to pack more devices on a chip to increase functionality, which requires making
More informationEE105  Fall 2006 Microelectronic Devices and Circuits
EE105  Fall 2006 Microelectronic Devices and Circuits Prof. Jan M. Rabaey (jan@eecs) Lecture 7: MOS Transistor Some Administrative Issues Lab 2 this week Hw 2 due on We Hw 3 will be posted same day MIDTERM
More informationEE105  Fall 2005 Microelectronic Devices and Circuits
EE105  Fall 005 Microelectronic Devices and Circuits ecture 7 MOS Transistor Announcements Homework 3, due today Homework 4 due next week ab this week Reading: Chapter 4 1 ecture Material ast lecture
More informationQuantitative MOSFET. Step 1. Connect the MOS capacitor results for the electron charge in the inversion layer Q N to the drain current.
Quantitative MOSFET Step 1. Connect the MOS capacitor results for the electron charge in the inversion layer Q N to the drain current. V DS _ n source polysilicon gate y = y * 0 x metal interconnect to
More informationThe Gradual Channel Approximation for the MOSFET:
6.01  Electronic Devices and Circuits Fall 003 The Gradual Channel Approximation for the MOSFET: We are modeling the terminal characteristics of a MOSFET and thus want i D (v DS, v GS, v BS ), i B (v
More informationLecture 29  The Long MetalOxideSemiconductor FieldEffect Transistor (cont.) April 20, 2007
6.720J/3.43J  Integrated Microelectronic Devices  Spring 2007 Lecture 291 Lecture 29  The Long MetalOxideSemiconductor FieldEffect Transistor (cont.) April 20, 2007 Contents: 1. Nonideal and secondorder
More informationLecture 12: MOSFET Devices
Lecture 12: MOSFET Devices GuYeon Wei Division of Engineering and Applied Sciences Harvard University guyeon@eecs.harvard.edu Wei 1 Overview Reading S&S: Chapter 5.1~5.4 Supplemental Reading Background
More informationMOS Transistors. Prof. Krishna Saraswat. Department of Electrical Engineering Stanford University Stanford, CA
MOS Transistors Prof. Krishna Saraswat Department of Electrical Engineering S Stanford, CA 94305 saraswat@stanford.edu 1 1930: Patent on the FieldEffect Transistor! Julius Lilienfeld filed a patent describing
More informationMOSFET. IdVd curve. I DS Transfer curve V G. Lec. 8. Vd=1V. Saturation region. V Th
MOSFET IdVd curve Saturation region I DS Transfer curve Vd=1V V Th V G 1 0 < V GS < V T V GS > V T V Gs >V T & Small V D > 0 I DS WQ inv WC v WC i V V VDS V V G i T G n T L n I D g V D (g conductance
More informationLecture 11: MOS Transistor
Lecture 11: MOS Transistor Prof. Niknejad Lecture Outline Review: MOS Capacitors Regions MOS Capacitors (3.8 3.9) CV Curve Threshold Voltage MOS Transistors (4.1 4.3): Overview Crosssection and layout
More informationIntegrated Circuits & Systems
Federal University of Santa Catarina Center for Technology Computer Science & Electronics Engineering Integrated Circuits & Systems INE 5442 Lecture 10 MOSFET part 1 guntzel@inf.ufsc.br ualwell TrenchIsolated
More informationMOS Transistor IV Characteristics and Parasitics
ECEN454 Digital Integrated Circuit Design MOS Transistor IV Characteristics and Parasitics ECEN 454 Facts about Transistors So far, we have treated transistors as ideal switches An ON transistor passes
More informationLecture 28  The Long MetalOxideSemiconductor FieldEffect Transistor (cont.) April 18, 2007
6.720J/3.43J  Integrated Microelectronic Devices  Spring 2007 Lecture 281 Lecture 28  The Long MetalOxideSemiconductor FieldEffect Transistor (cont.) April 18, 2007 Contents: 1. Secondorder and
More informationLecture #27. The Short Channel Effect (SCE)
Lecture #27 ANNOUNCEMENTS Design Project: Your BJT design should meet the performance specifications to within 10% at both 300K and 360K. ( β dc > 45, f T > 18 GHz, V A > 9 V and V punchthrough > 9 V )
More informationLecture 15: MOS Transistor models: Body effects, SPICE models. Context. In the last lecture, we discussed the modes of operation of a MOS FET:
Lecture 15: MOS Transistor models: Body effects, SPICE models Context In the last lecture, we discussed the modes of operation of a MOS FET: oltage controlled resistor model I curve (SquareLaw Model)
More informationFIELDEFFECT TRANSISTORS
FIELEFFECT TRANSISTORS 1 Semiconductor review 2 The MOS capacitor 2 The enhancementtype NMOS transistor 3 IV characteristics of enhancement MOSFETS 4 The output characteristic of the MOSFET in saturation
More informationMOSFET: Introduction
E&CE 437 Integrated VLSI Systems MOS Transistor 1 of 30 MOSFET: Introduction Metal oxide semiconductor field effect transistor (MOSFET) or MOS is widely used for implementing digital designs Its major
More informationECE 342 Electronic Circuits. 3. MOS Transistors
ECE 342 Electronic Circuits 3. MOS Transistors Jose E. SchuttAine Electrical & Computer Engineering University of Illinois jschutt@emlab.uiuc.edu 1 NMOS Transistor Typically L = 0.1 to 3 m, W = 0.2 to
More informationECE315 / ECE515 Lecture2 Date:
Lecture2 Date: 04.08.2016 NMOS I/V Characteristics Discussion on I/V Characteristics MOSFET Second Order Effect NMOS IV Characteristics ECE315 / ECE515 Gradual Channel Approximation: Cutoff Linear/Triode
More informationThe Devices: MOS Transistors
The Devices: MOS Transistors References: Semiconductor Device Fundamentals, R. F. Pierret, AddisonWesley Digital Integrated Circuits: A Design Perspective, J. Rabaey et.al. Prentice Hall NMOS Transistor
More informationMOS Transistor Properties Review
MOS Transistor Properties Review 1 VLSI Chip Manufacturing Process Photolithography: transfer of mask patterns to the chip Diffusion or ion implantation: selective doping of Si substrate Oxidation: SiO
More informationLecture 12: MOS Capacitors, transistors. Context
Lecture 12: MOS Capacitors, transistors Context In the last lecture, we discussed PN diodes, and the depletion layer into semiconductor surfaces. Small signal models In this lecture, we will apply those
More informationChapter 5 MOSFET Theory for Submicron Technology
Chapter 5 MOSFET Theory for Submicron Technology Short channel effects Other small geometry effects Parasitic components Velocity saturation/overshoot Hot carrier effects ** Majority of these notes are
More informationMOS Transistor Theory
CHAPTER 3 MOS Transistor Theory Outline 2 1. Introduction 2. Ideal IV Characteristics 3. Nonideal IV Effects 4. CV Characteristics 5. DC Transfer Characteristics 6. Switchlevel RC Delay Models MOS
More informationFinal Examination EE 130 December 16, 1997 Time allotted: 180 minutes
Final Examination EE 130 December 16, 1997 Time allotted: 180 minutes Problem 1: Semiconductor Fundamentals [30 points] A uniformly doped silicon sample of length 100µm and crosssectional area 100µm 2
More informationScaling Issues in Planar FET: Dual Gate FET and FinFETs
Scaling Issues in Planar FET: Dual Gate FET and FinFETs Lecture 12 Dr. Amr Bayoumi Fall 2014 Advanced Devices (EC760) Arab Academy for Science and Technology  Cairo 1 Outline Scaling Issues for Planar
More informationStudent Number: CARLETON UNIVERSITY SELECTED FINAL EXAMINATION QUESTIONS
Name: CARLETON UNIVERSITY SELECTE FINAL EXAMINATION QUESTIONS URATION: 6 HOURS epartment Name & Course Number: ELEC 3908 Course Instructors: S. P. McGarry Authorized Memoranda: Nonprogrammable calculators
More informationVirtual Device Simulation. Virtual Process Integration
: CMOS Process and Device Simulation Virtual Device Simulation Virtual Process Integration Dr Zhou Xing Office: S1B1c95 Phone: 67904532 Email: exzhou@ntu.edu.sg Web: http://www.ntu.edu.sg/home/exzhou/teaching//
More informationLecture 15 OUTLINE. MOSFET structure & operation (qualitative) Review of electrostatics The (N)MOS capacitor
Lecture 15 OUTLINE MOSFET structure & operation (qualitative) Review of electrostatics The (N)MOS capacitor Electrostatics Charge vs. voltage characteristic Reading: Chapter 6.1 6.2.1 EE15 Spring 28 Lecture
More informationThe Devices. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002
Digital Integrated Circuits A Design Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic The Devices July 30, 2002 Goal of this chapter Present intuitive understanding of device operation Introduction
More informationESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 5: January 25, 2018 MOS Operating Regions, pt. 1 Lecture Outline! 3 Regions of operation for MOSFET " Subthreshold " Linear " Saturation!
More informationLecture 04 Review of MOSFET
ECE 541/ME 541 Microelectronic Fabrication Techniques Lecture 04 Review of MOSFET Zheng Yang (ERF 3017, email: yangzhen@uic.edu) What is a Transistor? A Switch! An MOS Transistor V GS V T V GS S Ron D
More informationMicroelectronics Part 1: Main CMOS circuits design rules
GBM8320 Dispositifs Médicaux telligents Microelectronics Part 1: Main CMOS circuits design rules Mohamad Sawan et al. Laboratoire de neurotechnologies Polystim! http://www.cours.polymtl.ca/gbm8320/! medamine.miled@polymtl.ca!
More informationMetaloxidesemiconductor field effect transistors (2 lectures)
Metalidesemiconductor field effect transistors ( lectures) MOS physics (brief in book) Currentvoltage characteristics  pinchoff / channel length modulation  weak inversion  velocity saturation 
More informationThe Devices. Devices
The The MOS Transistor Gate Oxyde Gate Source n+ Polysilicon Drain n+ FieldOxyde (SiO 2 ) psubstrate p+ stopper Bulk Contact CROSSSECTION of NMOS Transistor CrossSection of CMOS Technology MOS transistors
More informationLecture 5: CMOS Transistor Theory
Lecture 5: CMOS Transistor Theory Slides courtesy of Deming Chen Slides based on the initial set from David Harris CMOS VLSI Design Outline q q q q q q q Introduction MOS Capacitor nmos IV Characteristics
More informationEE 560 MOS TRANSISTOR THEORY PART 2. Kenneth R. Laker, University of Pennsylvania
1 EE 560 MOS TRANSISTOR THEORY PART nmos TRANSISTOR IN LINEAR REGION V S = 0 V G > V T0 channel SiO V D = small 4 C GC C BC substrate depletion region or bulk B p nmos TRANSISTOR AT EDGE OF SATURATION
More informationEE105 Fall 2014 Microelectronic Devices and Circuits. NMOS Transistor Capacitances: Saturation Region
EE105 Fall 014 Microelectronic Devices and Circuits Prof. Ming C. Wu wu@eecs.berkeley.edu 511 Sutardja Dai Hall (SDH) 1 NMOS Transistor Capacitances: Saturation Region Drain no longer connected to channel
More informationEEC 118 Lecture #2: MOSFET Structure and Basic Operation. Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation
EEC 118 Lecture #2: MOSFET Structure and Basic Operation Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation Announcements Lab 1 this week, report due next week Bring
More informationMOS CAPACITOR AND MOSFET
EE336 Semiconductor Devices 1 MOS CAPACITOR AND MOSFET Dr. Mohammed M. Farag Ideal MOS Capacitor Semiconductor Devices Physics and Technology Chapter 5 EE336 Semiconductor Devices 2 MOS Capacitor Structure
More informationLecture 3: CMOS Transistor Theory
Lecture 3: CMOS Transistor Theory Outline Introduction MOS Capacitor nmos IV Characteristics pmos IV Characteristics Gate and Diffusion Capacitance 2 Introduction So far, we have treated transistors
More informationLECTURE 3 MOSFETS II. MOS SCALING What is Scaling?
LECTURE 3 MOSFETS II Lecture 3 Goals* * Understand constant field and constant voltage scaling and their effects. Understand small geometry effects for MOS transistors and their implications modeling and
More informationClass 05: Device Physics II
Topics: 1. Introduction 2. NFET Model and Cross Section with Parasitics 3. NFET as a Capacitor 4. Capacitance vs. Voltage Curves 5. NFET as a Capacitor  Band Diagrams at V=0 6. NFET as a Capacitor  Accumulation
More informationDevice Models (PN Diode, MOSFET )
Device Models (PN Diode, MOSFET ) Instructor: Steven P. Levitan steve@ece.pitt.edu TA: Gayatri Mehta, José Martínez Book: Digital Integrated Circuits: A Design Perspective; Jan Rabaey Lab Notes: Handed
More informationECE321 Electronics I
EE31 Electronics I Lecture 8: MOSET Threshold Voltage and Parasitic apacitances Payman ZarkeshHa Office: EE Bldg. 3B Office hours: Tuesday :3:PM or by appointment Email: payman@ece.unm.edu Slide: 1
More informationEE5311 Digital IC Design
EE5311 Digital IC Design Module 1  The Transistor Janakiraman V Assistant Professor Department of Electrical Engineering Indian Institute of Technology Madras Chennai October 28, 2017 Janakiraman, IITM
More informationSection 12: Intro to Devices
Section 12: Intro to Devices Extensive reading materials on reserve, including Robert F. Pierret, Semiconductor Device Fundamentals Bond Model of Electrons and Holes Si Si Si Si Si Si Si Si Si Silicon
More informationFundamentals of the Metal Oxide Semiconductor FieldEffect Transistor
Triode Working FET Fundamentals of the Metal Oxide Semiconductor FieldEffect Transistor The characteristics of energy bands as a function of applied voltage. Surface inversion. The expression for the
More informationMOSFET Physics: The Long Channel Approximation
MOSFET Physics: The ong Channel Approximation A basic nchannel MOSFET (Figure 1) consists of two heavilydoped ntype regions, the Source and Drain, that comprise the main terminals of the device. The
More informationLong Channel MOS Transistors
Long Channel MOS Transistors The theory developed for MOS capacitor (HO #2) can be directly extended to MetalOxideSemiconductor FieldEffect transistors (MOSFET) by considering the following structure:
More informationFigure 1: MOSFET symbols.
c Copyright 2008. W. Marshall Leach, Jr., Professor, Georgia Institute of Technology, School of Electrical and Computer Engineering. The MOSFET Device Symbols Whereas the JFET has a diode junction between
More informationIntroduction and Background
Analog CMOS Integrated Circuit Design Introduction and Background Dr. Jawdat AbuTaha Department of Electrical and Computer Engineering Islamic University of Gaza jtaha@iugaza.edu.ps 1 Marking Assignments
More informationSection 12: Intro to Devices
Section 12: Intro to Devices Extensive reading materials on reserve, including Robert F. Pierret, Semiconductor Device Fundamentals EE143 Ali Javey Bond Model of Electrons and Holes Si Si Si Si Si Si Si
More information! MOS Capacitances. " Extrinsic. " Intrinsic. ! Lumped Capacitance Model. ! First Order Capacitor Summary. ! Capacitance Implications
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 7: February, 07 MOS SPICE Models, MOS Parasitic Details Lecture Outline! MOS Capacitances " Extrinsic " Intrinsic! Lumped Capacitance Model!
More informationCHAPTER 5 MOS FIELDEFFECT TRANSISTORS
CHAPTER 5 MOS FIELDEFFECT TRANSISTORS 5.1 The MOS capacitor 5.2 The enhancementtype NMOS transistor 5.3 IV characteristics of enhancement mode MOSFETS 5.4 The PMOS transistor and CMOS technology 5.5
More informationDigital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. The Devices. July 30, Devices.
Digital Integrated Circuits A Design Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic The July 30, 2002 1 Goal of this chapter Present intuitive understanding of device operation Introduction
More informationAdvanced Compact Models for MOSFETs
Advanced Compact Models for MOSFETs Christian Enz, Carlos GalupMontoro, Gennady Gildenblat, Chenming Hu, Ronald van Langevelde, Mitiko MiuraMattausch, Rafael Rios, ChihTang (Tom) Sah Josef Watts (editor)
More informationECE 342 Electronic Circuits. Lecture 6 MOS Transistors
ECE 342 Electronic Circuits Lecture 6 MOS Transistors Jose E. SchuttAine Electrical & Computer Engineering University of Illinois jesa@illinois.edu 1 NMOS Transistor Typically L = 0.1 to 3 m, W = 0.2
More informationECE 546 Lecture 10 MOS Transistors
ECE 546 Lecture 10 MOS Transistors Spring 2018 Jose E. SchuttAine Electrical & Computer Engineering University of Illinois jesa@illinois.edu NMOS Transistor NMOS Transistor NChannel MOSFET Built on ptype
More informationLecture 6 PN Junction and MOS Electrostatics(III) MetalOxideSemiconductor Structure
Lecture 6 PN Junction and MOS Electrostatics(III) MetalOxideSemiconductor Structure Outline 1. Introduction to MOS structure 2. Electrostatics of MOS in thermal equilibrium 3. Electrostatics of MOS with
More informationESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 4: January 23, 2018 MOS Transistor Theory, MOS Model Penn ESE 570 Spring 2018 Khanna Lecture Outline! CMOS Process Enhancements! Semiconductor
More informationP. R. Nelson 1 ECE418  VLSI. Midterm Exam. Solutions
P. R. Nelson 1 ECE418  VLSI Midterm Exam Solutions 1. (8 points) Draw the crosssection view for AA. The crosssection view is as shown below.. ( points) Can you tell which of the metal1 regions is the
More informationLecture 15 OUTLINE. MOSFET structure & operation (qualitative) Review of electrostatics The (N)MOS capacitor
Lecture 15 OUTLINE MOSFET structure & operation (qualitative) Review of electrostatics The (N)MOS capacitor Electrostatics t ti Charge vs. voltage characteristic Reading: Chapter 6.1 6.2.1 EE105 Fall 2007
More informationLongchannel MOSFET IV Corrections
Longchannel MOSFET IV orrections Three MITs of the Day The body ect and its influence on longchannel V th. Longchannel subthreshold conduction and control (subthreshold slope S) Scattering components
More informationVLSI Design The MOS Transistor
VLSI Design The MOS Transistor Frank Sill Torres Universidade Federal de Minas Gerais (UFMG), Brazil VLSI Design: CMOS Technology 1 Outline Introduction MOS Capacitor nmos IV Characteristics pmos IV
More informationThe Devices. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002
igital Integrated Circuits A esign Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic The evices July 30, 2002 Goal of this chapter Present intuitive understanding of device operation Introduction
More informationOperation and Modeling of. The MOS Transistor. Second Edition. Yannis Tsividis Columbia University. New York Oxford OXFORD UNIVERSITY PRESS
Operation and Modeling of The MOS Transistor Second Edition Yannis Tsividis Columbia University New York Oxford OXFORD UNIVERSITY PRESS CONTENTS Chapter 1 l.l 1.2 1.3 1.4 1.5 1.6 1.7 Chapter 2 2.1 2.2
More informationDevice Models (PN Diode, MOSFET )
Device Models (PN Diode, MOSFET ) Instructor: Steven P. Levitan steve@ece.pitt.edu TA: Gayatri Mehta, José Martínez Book: Digital Integrated Circuits: A Design Perspective; Jan Rabaey Lab Notes: Handed
More informationin Electronic Devices and Circuits
in Electronic Devices and Circuits Noise is any unwanted excitation of a circuit, any input that is not an informationbearing signal. Noise comes from External sources: Unintended coupling with other
More informationThe Devices. Jan M. Rabaey
The Devices Jan M. Rabaey Goal of this chapter Present intuitive understanding of device operation Introduction of basic device equations Introduction of models for manual analysis Introduction of models
More informationMOS Capacitor MOSFET Devices. MOSFET s. INEL Solid State Electronics. Manuel Toledo Quiñones. ECE Dept. UPRM.
INEL 6055  Solid State Electronics ECE Dept. UPRM 20th March 2006 Definitions MOS Capacitor Isolated Metal, SiO 2, Si Threshold Voltage qφ m metal d vacuum level SiO qχ 2 E g /2 qφ F E C E i E F E v qφ
More informationCMPEN 411 VLSI Digital Circuits. Lecture 03: MOS Transistor
CMPEN 411 VLSI Digital Circuits Lecture 03: MOS Transistor Kyusun Choi [Adapted from Rabaey s Digital Integrated Circuits, Second Edition, 2003 J. Rabaey, A. Chandrakasan, B. Nikolic] CMPEN 411 L03 S.1
More informationN Channel MOSFET level 3
N Channel MOSFET level 3 mosn3 NSource NBulk NSource NBulk NSource NBulk NSource (a) (b) (c) (d) NBulk Figure 1: MOSFET Types Form: mosn3: instance name n 1 n n 3 n n 1 is the drain node, n is the gate
More informationConduction in Semiconductors Review
Conduction in Semiconductors Review Intrinsic (undoped) Semiconductors intrinsic carrier concentration n i =.45x0 0 cm 3, at room temp. n = p = n i, in intrinsic (undoped) material n number of electrons,
More informationLecture 7 PN Junction and MOS Electrostatics(IV) Metal Oxide Semiconductor Structure (contd.)
Lecture 7 PN Junction and MOS Electrostatics(IV) Metal Oxide Semiconductor Structure (contd.) Outline 1. Overview of MOS electrostatics under bias 2. Depletion regime 3. Flatband 4. Accumulation regime
More informationECE 497 JS Lecture  12 Device Technologies
ECE 497 JS Lecture  12 Device Technologies Spring 2004 Jose E. SchuttAine Electrical & Computer Engineering University of Illinois jose@emlab.uiuc.edu 1 NMOS Transistor 2 ρ Source channel charge density
More informationExtensive reading materials on reserve, including
Section 12: Intro to Devices Extensive reading materials on reserve, including Robert F. Pierret, Semiconductor Device Fundamentals EE143 Ali Javey Bond Model of Electrons and Holes Si Si Si Si Si Si Si
More informationDepartment of Electrical and Computer Engineering, Cornell University. ECE 3150: Microelectronics. Spring Due on March 01, 2018 at 7:00 PM
Department of Electrical and Computer Engineering, Cornell University ECE 3150: Microelectronics Spring 2018 Homework 4 Due on March 01, 2018 at 7:00 PM Suggested Readings: a) Lecture notes Important Note:
More informationLecture 4: CMOS Transistor Theory
Introduction to CMOS VLSI Design Lecture 4: CMOS Transistor Theory David Harris, Harvey Mudd College Kartik Mohanram and Steven Levitan University of Pittsburgh Outline q Introduction q MOS Capacitor q
More informationMicroelectronic Devices and Circuits Lecture 13  Linear Equivalent Circuits  Outline Announcements Exam Two 
6.012 Microelectronic Devices and Circuits Lecture 13 Linear Equivalent Circuits Outline Announcements Exam Two Coming next week, Nov. 5, 7:309:30 p.m. Review Subthreshold operation of MOSFETs Review Large
More informationMOSFET Model with Simple Extraction Procedures, Suitable for Sensitive Analog Simulations
ROMANIAN JOURNAL OF INFORMATION SCIENCE AND TECHNOLOGY Volume 10, Number 2, 2007, 189 197 MOSFET Model with Simple Extraction Procedures, Suitable for Sensitive Analog Simulations S. EFTIMIE 1, ALEX. RUSU
More information6.012 Electronic Devices and Circuits Spring 2005
6.012 Electronic Devices and Circuits Spring 2005 May 16, 2005 Final Exam (200 points) OPEN BOOK Problem NAME RECITATION TIME 1 2 3 4 5 Total General guidelines (please read carefully before starting):
More informationMOS Transistor Theory
MOS Transistor Theory So far, we have viewed a MOS transistor as an ideal switch (digital operation) Reality: less than ideal EE 261 Krish Chakrabarty 1 Introduction So far, we have treated transistors
More informationnmosfet Schematic Four structural masks: Field, Gate, Contact, Metal. Reverse doping polarities for pmosfet in Nwell.
nmosfet Schematic Four structural masks: Field, Gate, Contact, Metal. Reverse doping polarities for pmosfet in Nwell. nmosfet Schematic 0 y L n + source n + drain depletion region polysilicon gate x z
More informationII III IV V VI B C N. Al Si P S. Zn Ga Ge As Se Cd In Sn Sb Te. Silicon (Si) the dominating material in IC manufacturing
II III IV V VI B N Al Si P S Zn Ga Ge As Se d In Sn Sb Te Silicon (Si) the dominating material in I manufacturing ompound semiconductors III  V group: GaAs GaN GaSb GaP InAs InP InSb... The Energy Band
More informationMicroelectronic Devices and Circuits Lecture 9  MOS Capacitors I  Outline Announcements Problem set 5 
6.012  Microelectronic Devices and Circuits Lecture 9  MOS Capacitors I  Outline Announcements Problem set 5  Posted on Stellar. Due net Wednesday. Qualitative description  MOS in thermal equilibrium
More informationEE 330 Lecture 16. MOSFET Modeling CMOS Process Flow
EE 330 Lecture 16 MOSFET Modeling CMOS Process Flow Model Extensions 300 Id 250 200 150 100 50 300 0 0 1 2 3 4 5 Vds Existing Model 250 200 Id 150 100 50 Slope is not 0 0 0 1 2 3 4 Actual Device Vds Model
More informationLecture 10 MOSFET (III) MOSFET Equivalent Circuit Models
Lecture 10 MOSFET (III) MOSFET Equivalent Circuit Models Outline Lowfrequency smallsignal equivalent circuit model Highfrequency smallsignal equivalent circuit model Reading Assignment: Howe and Sodini;
More informationElectronic Circuits 1. Transistor Devices. Contents BJT and FET Characteristics Operations. Prof. C.K. Tse: Transistor devices
Electronic Circuits 1 Transistor Devices Contents BJT and FET Characteristics Operations 1 What is a transistor? Threeterminal device whose voltagecurrent relationship is controlled by a third voltage
More informationChapter 4 FieldEffect Transistors
Chapter 4 FieldEffect Transistors Microelectronic Circuit Design Richard C. Jaeger Travis N. Blalock 5/5/11 Chap 41 Chapter Goals Describe operation of MOSFETs. Define FET characteristics in operation
More informationEE 560 MOS TRANSISTOR THEORY
1 EE 560 MOS TRANSISTOR THEORY PART 1 TWO TERMINAL MOS STRUCTURE V G (GATE VOLTAGE) 2 GATE OXIDE SiO 2 SUBSTRATE ptype doped Si (N A = 10 15 to 10 16 cm 3 ) t ox V B (SUBSTRATE VOLTAGE) EQUILIBRIUM:
More informationGeneral IV and Qb linearization Tuesday, February 28, :34 AM
General IV and Qb linearization Tuesday, February 28, 2012 11:34 AM Definition of operation region: Based on more heavily inverted end Electrical source and drain: 1. For nmos, higher voltage side is
More informationLecture Outline. ESE 570: Digital Integrated Circuits and VLSI Fundamentals. Review: MOS Capacitor with External Bias
ESE 57: Digital Integrated Circuits and VLSI Fundamentals Lec 5: Januar 6, 17 MOS Operating Regions, pt. 1 Lecture Outline! 3 Regions of operation for MOSFET " Subthreshold " Linear " Saturation! Level
More informationEE 330 Lecture 16. MOS Device Modeling pchannel nchannel comparisons Model consistency and relationships CMOS Process Flow
EE 330 Lecture 16 MOS Device Modeling pchannel nchannel comparisons Model consistency and relationships CMOS Process Flow Review from Last Time Operation Regions by Applications Id I D 300 250 200 150
More informationMOS Transistor Theory MOSFET Symbols Current Characteristics of MOSFET. MOS Symbols and Characteristics. nmos Enhancement Transistor
MOS Transistor Theory MOSFET Symbols Current Characteristics of MOSFET Calculation of t and Important 2 nd Order Effects SmallSignal Signal MOSFET Model Summary Material from: CMOS LSI Design By Weste
More informationESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 4: January 24, 2017 MOS Transistor Theory, MOS Model Penn ESE 570 Spring 2017 Khanna Lecture Outline! Semiconductor Physics " Band gaps "
More information! CMOS Process Enhancements. ! Semiconductor Physics. " Band gaps. " Field Effects. ! MOS Physics. " Cutoff. " Depletion.
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 4: January 3, 018 MOS Transistor Theory, MOS Model Lecture Outline! CMOS Process Enhancements! Semiconductor Physics " Band gaps " Field Effects!
More informationESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 4: January 29, 2019 MOS Transistor Theory, MOS Model Penn ESE 570 Spring 2019 Khanna Lecture Outline! CMOS Process Enhancements! Semiconductor
More information