Lecture 12: FET AC Properties
|
|
- Carol Shields
- 5 years ago
- Views:
Transcription
1 Lecture 1: FET AC Properties Lecture 11, Hih Spee evices 016 1
2 Lecture 1: FET AC Properties Quasi-static operation iffusive an Ballistic FETs y-parameters Hybri p-moel Non-quasi Static effects Reain uie for chapter 6: , ,. Omit any specific MESFET relate topics. Non-quasi static effects briefly. Note that Liu only covers the iffusive FETs Lecture 11, Hih Spee evices 016
3 Time varyin voltaes i (t) The transistor is chare neutral: Q G (t)+q CH (t)=0 I +i (t) The channel chare is ivie into two parts: Source an rain chare: Q CH =Q S +Q + When V s chanes (reasonable slowly): I (conuction current) chanes The amount of channel chare chanes -> chares has to be supplie throuh i an i s! i supplies the ate chare! i (t)=q / nee to etermine Q (v,v,v s ) Lecture 11, Hih Spee evices 016 3
4 Quasi-Static Approximation Quasi-static approximation: the chare istribution in the channel reacts instantiounsly to any chanes in v S, v GS. tr, Q I ch L v sat, L v x, L v t Vali for time scales loner than Given by the time it takes for the electrons to propaate from source to rain f = 1 πτ tr 5 THz for a ballistic fet with L =60 nm. Ex let v GS chane from below V T to abiove V S >V S,sat n(x) t=t 3 v s (t) I t=t 3 t=t V T t=t 1 t=t t=t 1 x=l x Lecture 11, Hih Spee evices 016 4
5 Chares an currents Gate Current rain Current Source Current i = Q G(t) i (t) = I t + Q t i S = I t + Q S t i : total instantaneous rain current I : Quasi-static rain current (From previous lectures!) /: capacitive/charin current from chane in channel/ate chare storae. Flows only when the voltae chanes! The evice is chare neutral: Q G = Q S + Q Lecture 11, Hih Spee evices 016 5
6 Charin Currents V S i Q G V G V Charin currents: Q t + J x = 0 i s Q S Q i i G = Q G t Q S t = V Q S + V G Q S + V S Q S = i t V t V G t V s S Q t = V Q + V G Q + V S Q = i t V t V G t V S Q G t = V Q G + V G Q G + V S Q G = i t V t V G t V S Q S t + Q t + Q G t = 0 Quasi-static: Chare neutral evice KCL also hols i S = Q s t i = Q t efinition of transcapacitances C ii = Q i V i C jk = Q j V k This makes most capacitances positive Lecture 11, Hih Spee evices 016 6
7 Charin Currents - capacitances V S V G V Q t + J x = 0 i s i i = C SS C S C SG C S C C G C GS C G C GG v s v v Ex: Voltae is applie to the ate terminal only i = C GG v i = C G v i s = C SG v V GS i C GG If all voltaes are equal: i s = i = i = 0 If one voltae is applie: i s + i + i = 0 Rows/ columns sum to zero Lecture 11, Hih Spee evices i s C SG i V GS C G i
8 Charin Current / total Current i s i i = C SS C S C SG C S C C G C GS C G C GG v s v v i Common Source C G C i = C GG C G v GS t v S t We nee to calculate Q G (V GS,V S ) an Q (V GS,V S ) Lare Sinal, Quasi-static FET moel v GS i = I v GS, v S + C v GS, v S t C v S G v GS, v S t i G = C GG v GS, v S v GS t C v S G v GS, v S t Lecture 11, Hih Spee evices 016 8
9 iffusive FET Gate Chare: Q G Neative channel chares ivies onto rain an source chares Positive chare on ate terminal to make evice neutral Q S Q G Q More positive ate bias more positive chare on the ate Chare neutral evice: More neative chare in the channel V S,sat = (V GS V T ) u ch x, t = u ch 0, t 1 x L 1 α α = 1 v S V S,sat, V S < V S,sat 0 n x, t = WC G v GS t V T 1 x L 1 α Q Total Gate chare: G ( t) L L ' x ' 1 WCox uch x, t x uch (0, t) 1 1v s, v, v WLCox vs VT L Lecture 11, Hih Spee evices 016 9
10 Ballistic FET Gate Chare: Q G E FS Simplest possible assumption: n x = n 0 = C G (v GS V T ) C G = 1 C ox + C q + 1 C c 1 L G L G Q G = n x x 0 Q G = WL C G (v GS V T ) A real ballistic FET has a complicate ban profile Crue approximation : constant potential until rain reservior Lecture 11, Hih Spee evices
11 Ballistic FET Gate Chare: Q G E FS I W = C G 8ħ v GS V T 3m πq C G v GS V T I = qn 0 v(0) W E ΔE kin qv S x L G L G L G x A real ballistic FET has a complicate ban profile Simple approximation : quaratic rop between top-of-the-barrier an the rain Carriers ain extra kinetic enery Since J(x) = constant : n(x) ecreases mv x Lecture 11, Hih Spee evices = E 0 + ΔE kin
12 Ballistic FET Gate Chare: Q G I W = qn 0 v(0) ΔE kin = qv S x L G v x = v 0 + qv S m x L G x=0 x=l G Q G = L G n x x 0 Total Gate Chare n x = n 0 v 0 v 0 + qv S m x L G Q G = WL GC G V GS V T v 0 m qv S sinh 1 qv S m v 0 v 0 = 8ħ 3m qπ C G v GS V T n 0 = C G v GS V T Lecture 11, Hih Spee evices 016 1
13 Total channel / ate chare in saturation Ballistic - flat t ox = 5nm t w = 7 nm m * =0.03 m 0 e r =e ox =14 L =50 nm V S =0.5V V S =0.6V Ballistic - quaratic Q G ecreases with increasin V S for the ballistic FET in saturation Lecture 11, Hih Spee evices
14 Q G for a ballistic FET in saturation V S =0.5V V S =0.6V Ballistic - quaratic Q G ecrease with increasin V S since: A) Less back injecte rain chare B) More back injecte rain chare C) Larer carrier velocity towars the rain ) Smaller carrier velocity towars the rain E)??? nano.participoll.com A B C E Lecture 11, Hih Spee evices
15 Transcapacitances: C G an C GG How much oes the total channel chare chane as V G an V is varie iffusive FET: C C Q V G G Q V WLC G ' ox WLC 3 ' ox Ballistic FET constant potential (Saturation) Ballistic FET quaratic potential (Saturation) C = WL G C G C = 0 C = Q G V G = δ xy : = 1 if x=y = -1 if x y C xy = δ xy Q x V y C = Q G V > Lecture 11, Hih Spee evices
16 Transcapacitances in saturation: C GG iffusive V S =0.5V V S =0.6V Ballistic - quaratic Lecture 11, Hih Spee evices
17 Transcapacitances C G C GG V C S =0.5V Ballistic - G quaratic V S =0.6V iffusive Lecture 11, Hih Spee evices
18 rain Chares Ballistic FET Neative channel chares ivies onto rain an source chares Q G + Q S + Q = 0 Q S Q G Q Q : When Q G chanes how much of that chare is supplie from the rain? Q S chare irectly supplie from the source Q chare irectly supplie from the rain Q S J Q J n x = J v + (0) + qv S m x L G n x J v 0 + qv S m x L G Lecture 11, Hih Spee evices
19 rain Chares iffusive FET Neative channel chares ivies onto rain an source chares Q G = Q S + Q Q S Q G Q Q : When Q G chanes how much of that chare is supplie from the rain? efinition of rain chare: Q L ' WCox ( t) xuch ox s T L Q x i t I Q t ' xx WLC v V V s =0.5V Q G V s =.0V Q Q x V =0.7V Q Q G V =0.3V V T =-0.5V In saturation: =0 Q /Q S =40/ Q S V GS (V) V S (V) Lecture 11, Hih Spee evices Q S
20 Transcapacitances iffusive FET C C Q V G G Q V WLC G ' ox WLC 3 ' ox C Q V G WLC ' ox C xy = δ xy Q x V y C Q V WLC ' ox δ xy : = 1 if x=y = -1 if x y Note that C C Lecture 11, Hih Spee evices 016 0
21 Transcapacitances Ballistic FET in saturation C GG Q G = WL GC G V GS V T v 0 m qv S sinh 1 qv S m v 0 Q S + Q G = 0 Q 0 C G C GG = Q G V G = WL G C G C,C G C G = Q G V = WL G C G C G = Q V G 0 C = Q V 0 Short channel effects can lea to neative C G! Lecture 11, Hih Spee evices 016 1
22 minutes excercise C Q V I G WLC ' ox 3 1 =0 C Q V WLC 1 3 A B C E Lecture 11, Hih Spee evices 016 G ' ox V What is the physical reason that in saturation C =0 an C > 0 for an ieal, iffusive FET? A) The rain voltae oes not influence the total channel chare after pinch-off B) The ate voltae oes not influence the total channel chare after pinch-off C) Q S +Q +Q G =0 oes not hol in saturation. ) This is ue to approximations. C ij must always be C ji. E)??? nano.participoll.com 3 3 0
23 Lare Sinal Moel common source i i t Q v ( t), v ( t), v t I v ( t), v ( t) I C s s v s ( t) Q C s v v s, vs C v s, vs v v s v v s, vs Cv s, vs ( t), v ( t), v s s ( t) s Common source: vs v 0 v s v v s Gate Source v G C C v S C C v GS rain I (V GS, V S ) Lecture 11, Hih Spee evices 016 3
24 Small sinal C Moel Common Source 0 Gate rain i i 0 I V GS v s, V S v s v GS m V GS I I V V GS, VS vs vs GS V S I V S V GS Source m m m WCGn L WC v ' ox sat V V 1 GS T ' WCoxn L f ( V, V s s V ) GS V T Lon channel Velocity Saturation m = 3 C G W 8ħ 3m qπ C G (V GS V T ) > 0 Ballistic Lecture 11, Hih Spee evices 016 4
25 Quasi-static Common Source Small Sinal y-parameters i i t t C m v v s s C v s v C s v s C v s v i s v~ e ~ i e jt jt v i s v~ ~ i e s e jt jt ~ i ~ i y y,, y y,, v~ v~ s s y y y y,,,, jc m jc jc jc Lecture 11, Hih Spee evices 016 5
26 Small Sinal Hybri-p moel ~ i ~ i + - y y,, y y,, v~ v~ -y 1 i i 1 y 11 +y 1 (y 1-y 1)v s s v y y y y C -C =C s -C +C =C s,,,, jc m jc jc jc y +y 1 Gate C m v s rain C s C s jc m v s Source C m =C -C Lecture 11, Hih Spee evices 016 6
27 Small Sinal Hybri-p moel Gate C C s C s m v s jc m v s rain General FET Moel C m =C -C Source C Gate C s C s m jωc v s Ballistic FET in saturation Gate C s m + jωc v s iffusive FET in saturation Lecture 11, Hih Spee evices 016 7
28 Non-Quasi-Static For very short timescales: Chares has to be supplie from the source transient involves a charefront more complex math! tr, n(x) Q I ch u x L v sat, u x L v x L, ( V V n GS t x, t u x t n ch ch ch, iffusive Transistor: Continuity an rift equation T ) =0 t 1 t t 3 t 4 v s (t) I t = s V T t t 3 t 4 t=t 0 t 0 t 1 x=l x Lecture 11, Hih Spee evices 016 8
29 Small sinal non-quasi static u x U u x t x, t u x t n ch ch ch, ~ i ch CH j, I WC n I ' ox U CH ~ i ch Assume small sinal sinusoial perturbation: u i ch ch x, t UCH x u~ chxe ~ jt x, t I x i xe CH ch jt ~ i ch 3 3 U C U Iˆ ju 3/ C U Iˆ ju 3/ CH 1 CH 1/3 Î is the moifie Bessel function CH Express Î as a series expansion, an solve for u ch (x) from bounary conitions (very teious alebra, see pp ) CH 1/3 CH Lecture 11, Hih Spee evices 016 9
30 Non : Channel Resistance y y, N, N jc jc jc jc j j / j / 0 1 / j / 0 1 Essentially all corrections are zero/small if << 0... After plenty of alebra, one obtains the N y-parameters VGS V 0 n L (1 ) T C 1 0 s Source r ch Gate C s r ch important when m is small, i.e. Not fully linear reion / small V s Or at very hih frequencies! r Gate ch Re y m C s r ch s, N m m 1 + jω ω 0 τ 1 r rain m 1 j( / 0) Lecture 11, Hih Spee evices Source
31 Summary hybri p C Quasi-Static AC Gate rain Gate C rain v GS m V GS C s C s m ( 1 jcm) Source Source Gate C s r ch r + v 1 - rain m v 1 Non Quasi-Static AC Source Inorin C m Lecture 11, Hih Spee evices
Lecture 8: Ballistic FET I-V
Lecture 8: Ballistic FET I-V 1 Lecture 1: Ballistic FETs Jena: 61-70 Diffusive Field Effect Transistor Source Gate L g >> l Drain Source V GS Gate Drain I D Mean free path much shorter than channel length
More informationThe Devices. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002
igital Integrated Circuits A esign Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic The evices July 30, 2002 Goal of this chapter Present intuitive understanding of device operation Introduction
More informationLecture contents. Metal-semiconductor contact
1 Lecture contents Metal-semiconuctor contact Electrostatics: Full epletion approimation Electrostatics: Eact electrostatic solution Current Methos for barrier measurement Junctions: general approaches,
More informationECE 342 Electronic Circuits. 3. MOS Transistors
ECE 342 Electronic Circuits 3. MOS Transistors Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jschutt@emlab.uiuc.edu 1 NMOS Transistor Typically L = 0.1 to 3 m, W = 0.2 to
More informationCheck course home page periodically for announcements. Homework 2 is due TODAY by 5pm In 240 Cory
EE141 Fall 005 Lecture 6 MOS Capacitances, Propagation elay Important! Check course home page periodically for announcements Homework is due TOAY by 5pm In 40 Cory Homework 3 will be posted TOAY ue Thursday
More informationLecture 3: Transistor as an thermonic switch
Lecture 3: Transistor as an thermonic switch 2016-01-21 Lecture 3, High Speed Devices 2016 1 Lecture 3: Transistors as an thermionic switch Reading Guide: 54-57 in Jena Transistor metrics Reservoir equilibrium
More informationLecture 15: MOS Transistor models: Body effects, SPICE models. Context. In the last lecture, we discussed the modes of operation of a MOS FET:
Lecture 15: MOS Transistor models: Body effects, SPICE models Context In the last lecture, we discussed the modes of operation of a MOS FET: oltage controlled resistor model I- curve (Square-Law Model)
More informationECE 546 Lecture 10 MOS Transistors
ECE 546 Lecture 10 MOS Transistors Spring 2018 Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jesa@illinois.edu NMOS Transistor NMOS Transistor N-Channel MOSFET Built on p-type
More informationEE 330 Lecture 14. Devices in Semiconductor Processes. Diodes Capacitors MOSFETs
EE 330 Lecture 14 Devices in Semiconuctor Processes Dioes Capacitors MOSFETs Reminer: Exam 1 Friay Feb 16 Stuents may bring one page of notes (front an back) but no electronic ata storage or remote access
More informationMetal-oxide-semiconductor field effect transistors (2 lectures)
Metal-ide-semiconductor field effect transistors ( lectures) MOS physics (brief in book) Current-voltage characteristics - pinch-off / channel length modulation - weak inversion - velocity saturation -
More informationFIELD-EFFECT TRANSISTORS
FIEL-EFFECT TRANSISTORS 1 Semiconductor review 2 The MOS capacitor 2 The enhancement-type N-MOS transistor 3 I-V characteristics of enhancement MOSFETS 4 The output characteristic of the MOSFET in saturation
More informationLecture 6: 2D FET Electrostatics
Lecture 6: 2D FET Electrostatics 2016-02-01 Lecture 6, High Speed Devices 2014 1 Lecture 6: III-V FET DC I - MESFETs Reading Guide: Liu: 323-337 (he mainly focuses on the single heterostructure FET) Jena:
More informationEE 330 Lecture 15. Devices in Semiconductor Processes. Diodes Capacitors MOSFETs
EE 330 Lecture 15 evices in Semiconuctor Processes ioes Capacitors MOSFETs Review from Last Lecture Basic evices an evice Moels Resistor ioe Capacitor MOSFET BJT Review from Last Lecture Review from Last
More informationLecture 23: Negative Resistance Osc, Differential Osc, and VCOs
EECS 142 Lecture 23: Negative Resistance Osc, Differential Osc, and VCOs Prof. Ali M. Niknejad University of California, Berkeley Copyright c 2005 by Ali M. Niknejad A. M. Niknejad University of California,
More informationLecture 37: Frequency response. Context
EECS 05 Spring 004, Lecture 37 Lecture 37: Frequency response Prof J. S. Smith EECS 05 Spring 004, Lecture 37 Context We will figure out more of the design parameters for the amplifier we looked at in
More informationEE 560 MOS TRANSISTOR THEORY
1 EE 560 MOS TRANSISTOR THEORY PART 1 TWO TERMINAL MOS STRUCTURE V G (GATE VOLTAGE) 2 GATE OXIDE SiO 2 SUBSTRATE p-type doped Si (N A = 10 15 to 10 16 cm -3 ) t ox V B (SUBSTRATE VOLTAGE) EQUILIBRIUM:
More informationMOS Transistor Theory
MOS Transistor Theory So far, we have viewed a MOS transistor as an ideal switch (digital operation) Reality: less than ideal EE 261 Krish Chakrabarty 1 Introduction So far, we have treated transistors
More informationEE 330 Lecture 12. Devices in Semiconductor Processes. Diodes
EE 330 Lecture 12 evices in Semiconuctor Processes ioes Review from Last Lecture http://www.ayah.com/perioic/mages/perioic%20table.png Review from Last Lecture Review from Last Lecture Silicon opants in
More informationECE315 / ECE515 Lecture-2 Date:
Lecture-2 Date: 04.08.2016 NMOS I/V Characteristics Discussion on I/V Characteristics MOSFET Second Order Effect NMOS I-V Characteristics ECE315 / ECE515 Gradual Channel Approximation: Cut-off Linear/Triode
More informationLecture 23 Frequency Response of Amplifiers (I) Common Source Amplifier. December 1, 2005
6.02 Microelectronic Devices and Circuits Fall 2005 Lecture 23 Lecture 23 Frequency Response of Amplifiers (I) Common Source Amplifier December, 2005 Contents:. Introduction 2. Intrinsic frequency response
More informationEE 330. Lecture 35. Parasitic Capacitances in MOS Devices
EE 330 Lecture 35 Parasitic Capacitances in MOS Devices Exam 2 Wed Oct 24 Exam 3 Friday Nov 16 Review from Last Lecture Cascode Configuration Discuss V CC gm1 gm1 I B VCC V OUT g02 g01 A - β β VXX Q 2
More informationV DD. M 1 M 2 V i2. V o2 R 1 R 2 C C
UNVERSTY OF CALFORNA Collee of Enineerin Department of Electrical Enineerin and Computer Sciences E. Alon Homework #3 Solutions EECS 40 P. Nuzzo Use the EECS40 90nm CMOS process in all home works and projects
More informationLecture 25 ANNOUNCEMENTS. Reminder: Prof. Liu s office hour is cancelled on Tuesday 12/4 OUTLINE. General considerations Benefits of negative feedback
Lecture 25 ANNOUNCEMENTS eminder: Prof. Liu s office hour is cancelled on Tuesday 2/4 Feedback OUTLINE General considerations Benefits of neative feedback Sense andreturn techniques Voltae voltae feedback
More informationMOS Transistor I-V Characteristics and Parasitics
ECEN454 Digital Integrated Circuit Design MOS Transistor I-V Characteristics and Parasitics ECEN 454 Facts about Transistors So far, we have treated transistors as ideal switches An ON transistor passes
More informationCMPEN 411 VLSI Digital Circuits. Lecture 03: MOS Transistor
CMPEN 411 VLSI Digital Circuits Lecture 03: MOS Transistor Kyusun Choi [Adapted from Rabaey s Digital Integrated Circuits, Second Edition, 2003 J. Rabaey, A. Chandrakasan, B. Nikolic] CMPEN 411 L03 S.1
More informationEE105 - Fall 2006 Microelectronic Devices and Circuits
EE105 - Fall 2006 Microelectronic Devices and Circuits Prof. Jan M. Rabaey (jan@eecs) Lecture 7: MOS Transistor Some Administrative Issues Lab 2 this week Hw 2 due on We Hw 3 will be posted same day MIDTERM
More informationECE 342 Electronic Circuits. Lecture 6 MOS Transistors
ECE 342 Electronic Circuits Lecture 6 MOS Transistors Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jesa@illinois.edu 1 NMOS Transistor Typically L = 0.1 to 3 m, W = 0.2
More informationThe Devices. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002
Digital Integrated Circuits A Design Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic The Devices July 30, 2002 Goal of this chapter Present intuitive understanding of device operation Introduction
More informationECE 497 JS Lecture - 12 Device Technologies
ECE 497 JS Lecture - 12 Device Technologies Spring 2004 Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jose@emlab.uiuc.edu 1 NMOS Transistor 2 ρ Source channel charge density
More informationLecture 17 Field-Effect Transistors 2
Lecture 17 Field-Effect Transistors chroder: Chapters, 4, 6 1/57 Announcements Homework 4/6: Is online now. ue Monday May 1st at 10:00am. I will return it the following Monday (8 th May). Homework 5/6:
More informationHW 5 posted due in two weeks Lab this week Midterm graded Project to be launched in week 7
HW 5 posted due in two weeks Lab this week Midterm graded Project to be launched in week 7 2 What do digital IC designers need to know? 5 EE4 EECS4 6 3 0< V GS - V T < V DS Pinch-off 7 For (V GS V T )
More informationLecture 3: CMOS Transistor Theory
Lecture 3: CMOS Transistor Theory Outline Introduction MOS Capacitor nmos I-V Characteristics pmos I-V Characteristics Gate and Diffusion Capacitance 2 Introduction So far, we have treated transistors
More informationMOSFET. Id-Vd curve. I DS Transfer curve V G. Lec. 8. Vd=1V. Saturation region. V Th
MOSFET Id-Vd curve Saturation region I DS Transfer curve Vd=1V V Th V G 1 0 < V GS < V T V GS > V T V Gs >V T & Small V D > 0 I DS WQ inv WC v WC i V V VDS V V G i T G n T L n I D g V D (g conductance
More informationFIRST ORDER QUASI STATIC MOSFET CHANNEL CAPACITANCE MODEL SAMEER SHARMA
FIRST ORDER QUASI STATIC MOSFET CHANNEL CAPACITANCE MODEL By SAMEER SHARMA Bachelor of Science in Electrical Engineering Punjab Engineering College Chanigarh, Inia 1994 Master of Science in Electrical
More informationLong Channel MOS Transistors
Long Channel MOS Transistors The theory developed for MOS capacitor (HO #2) can be directly extended to Metal-Oxide-Semiconductor Field-Effect transistors (MOSFET) by considering the following structure:
More informationEECE488: Analog CMOS Integrated Circuit Design. Introduction and Background
EECE488: Analo CMOS Interated Circuit Desin Introduction and Backround Shahriar Mirabbasi Departent of Electrical and Coputer Enineerin University of British Colubia shahriar@ece.ubc.ca Technical contributions
More informationMicroelectronic Devices and Circuits Lecture 13 - Linear Equivalent Circuits - Outline Announcements Exam Two -
6.012 Microelectronic Devices and Circuits Lecture 13 Linear Equivalent Circuits Outline Announcements Exam Two Coming next week, Nov. 5, 7:309:30 p.m. Review Subthreshold operation of MOSFETs Review Large
More informationnmosfet Schematic Four structural masks: Field, Gate, Contact, Metal. Reverse doping polarities for pmosfet in N-well.
nmosfet Schematic Four structural masks: Field, Gate, Contact, Metal. Reverse doping polarities for pmosfet in N-well. nmosfet Schematic 0 y L n + source n + drain depletion region polysilicon gate x z
More informationB.Supmonchai June 26, q Introduction of device basic equations. q Introduction of models for manual analysis.
June 26, 2004 oal of this chapter Chapter 2 MO Transistor Theory oonchuay upmonchai Integrated esign Application Research (IAR) Laboratory June 16th, 2004; Revised June 16th, 2005 q Present intuitive understanding
More informationTransistor Noise Lecture 14, High Speed Devices
Transistor Noise 016-03-03 Lecture 14, High Speed Devices 016 1 Transistor Noise A very brief introduction 016-03-0 Lecture 13, High Speed Devices 016 Summary hybrid p Noise is a randomly varying voltage/current
More informationWeek 5, Lectures 12-14, February 12-16, 2001
Week 5, Lectures 1-14, February 1-16, 001 EECS 105 Microelectroics Devices a Circuits, Sri 001 Arew R. Neureuther Toics: M:NMOS sall-sial a two-ort; PMOS sall-sial a CMOS two-ort W: Caacitace/Layout (
More informationEECE488: Analog CMOS Integrated Circuit Design. Set 2: Background
EECE488: Analo CMOS Interated Circuit esin Set : Backround Shahriar Mirabbasi epartent of Electrical and Coputer Enineerin Uniersity of British Colubia shahriar@ece.ubc.ca Technical contributions of Pedra
More informationAnalysis of Halo Implanted MOSFETs
Analysis of alo Implante MOSFETs olin McAnrew an Patrick G Drennan Freescale Semiconuctor, Tempe, AZ, olinmcanrew@freescalecom ABSTAT MOSFETs with heavily ope reions at one or both ens of the channel exhibit
More informationClass 05: Device Physics II
Topics: 1. Introduction 2. NFET Model and Cross Section with Parasitics 3. NFET as a Capacitor 4. Capacitance vs. Voltage Curves 5. NFET as a Capacitor - Band Diagrams at V=0 6. NFET as a Capacitor - Accumulation
More informationTransistor Noise Lecture 10 High Speed Devices
Transistor Noise 1 Transistor Noise A very brief introduction to circuit and transistor noise. I an not an expert regarding noise Maas: Noise in Linear and Nonlinear Circuits Lee: The Design of CMOS RFIC
More informationLecture 2 - First order linear PDEs and PDEs from physics
18.15 - Introuction to PEs, Fall 004 Prof. Gigliola Staffilani Lecture - First orer linear PEs an PEs from physics I mentione in the first class some basic PEs of first an secon orer. Toay we illustrate
More informationEE105 - Fall 2005 Microelectronic Devices and Circuits
EE105 - Fall 005 Microelectronic Devices and Circuits ecture 7 MOS Transistor Announcements Homework 3, due today Homework 4 due next week ab this week Reading: Chapter 4 1 ecture Material ast lecture
More informationLecture 2 Thin Film Transistors
Lecture 2 Thin Film Transistors 1/60 Announcements Homework 1/4: Will be online after the Lecture on Tuesday October 2 nd. Total of 25 marks. Each homework contributes an equal weight. All homework contributes
More informationDevice Models (PN Diode, MOSFET )
Device Models (PN Diode, MOSFET ) Instructor: Steven P. Levitan steve@ece.pitt.edu TA: Gayatri Mehta, José Martínez Book: Digital Integrated Circuits: A Design Perspective; Jan Rabaey Lab Notes: Handed
More informationLecture 4: CMOS Transistor Theory
Introduction to CMOS VLSI Design Lecture 4: CMOS Transistor Theory David Harris, Harvey Mudd College Kartik Mohanram and Steven Levitan University of Pittsburgh Outline q Introduction q MOS Capacitor q
More informationCourse Administration. CPE/EE 427, CPE 527 VLSI Design I L04: MOS Transistors. Review: CMOS Process at a Glance
Course Administration CPE/EE 7, CPE 7 VLI esign I L: MO Transistors epartment of Electrical and Computer Engineering University of Alabama in Huntsville Aleksandar Milenkovic ( www.ece.uah.edu/~milenka
More informationECE-305: Fall 2017 MOS Capacitors and Transistors
ECE-305: Fall 2017 MOS Capacitors and Transistors Pierret, Semiconductor Device Fundamentals (SDF) Chapters 15+16 (pp. 525-530, 563-599) Professor Peter Bermel Electrical and Computer Engineering Purdue
More informationIntegrated Circuits & Systems
Federal University of Santa Catarina Center for Technology Computer Science & Electronics Engineering Integrated Circuits & Systems INE 5442 Lecture 10 MOSFET part 1 guntzel@inf.ufsc.br ual-well Trench-Isolated
More informationP. R. Nelson 1 ECE418 - VLSI. Midterm Exam. Solutions
P. R. Nelson 1 ECE418 - VLSI Midterm Exam Solutions 1. (8 points) Draw the cross-section view for A-A. The cross-section view is as shown below.. ( points) Can you tell which of the metal1 regions is the
More informationChapter 13 Small-Signal Modeling and Linear Amplification
Chapter 13 Small-Signal Modeling and Linear Amplification Microelectronic Circuit Design Richard C. Jaeger Travis N. Blalock 1/4/12 Chap 13-1 Chapter Goals Understanding of concepts related to: Transistors
More informationMOS Transistor Theory
CHAPTER 3 MOS Transistor Theory Outline 2 1. Introduction 2. Ideal I-V Characteristics 3. Nonideal I-V Effects 4. C-V Characteristics 5. DC Transfer Characteristics 6. Switch-level RC Delay Models MOS
More informationApplication II: The Ballistic Field-E ect Transistor
Chapter 1 Application II: The Ballistic Field-E ect Transistor 1.1 Introduction In this chapter, we apply the formalism we have developed for charge currents to understand the output characteristics of
More informationMonolithic Microwave Integrated Circuits
SMA5111 - Compound Semiconductors Lecture 10 - MESFET IC Applications - Outline Left over items from Lect. 9 High frequency model and performance Processing technology Monolithic Microwave Integrated Circuits
More informationLecture 11: MOSFET Modeling
Digital Integrated Circuits (83-313) Lecture 11: MOSFET ing Semester B, 2016-17 Lecturer: Dr. Adam Teman TAs: Itamar Levi, Robert Giterman 18 June 2017 Disclaimer: This course was prepared, in its entirety,
More informationVLSI Design I; A. Milenkovic 1
Review: implified CMO Inverter Process CPE/EE 7, CPE 7 VLI esign I L: MO Transistor cut line epartment of Electrical and Computer Engineering University of Alabama in Huntsville Aleksandar Milenkovic (
More informationEE 330 Lecture 13. Devices in Semiconductor Processes. Diodes Capacitors Transistors
EE 330 Lecture 13 evices in Semiconuctor Processes ioes Capacitors Transistors Review from Last Lecture pn Junctions Physical Bounary Separating n-type an p-type regions Extens farther into n-type region
More informationAnalysis and Design of Analog Integrated Circuits Lecture 7. Differential Amplifiers
Analysis and Desin of Analo Interated Circuits ecture 7 Differential Amplifiers Michael H. Perrott February 1, 01 Copyriht 01 by Michael H. Perrott All rihts reserved. Review Proposed Thevenin CMOS Transistor
More informationLecture 23 - Frequency Resp onse of Amplifiers (I) Common-Source Amplifier. May 6, 2003
6.0 Microelectronic Devices and Circuits Spring 003 Lecture 3 Lecture 3 Frequency Resp onse of Amplifiers (I) CommonSource Amplifier May 6, 003 Contents:. Intro duction. Intrinsic frequency resp onse of
More informationElectronic Circuits 1. Transistor Devices. Contents BJT and FET Characteristics Operations. Prof. C.K. Tse: Transistor devices
Electronic Circuits 1 Transistor Devices Contents BJT and FET Characteristics Operations 1 What is a transistor? Three-terminal device whose voltage-current relationship is controlled by a third voltage
More informationEE105 Fall 2015 Microelectronic Devices and Circuits Frequency Response. Prof. Ming C. Wu 511 Sutardja Dai Hall (SDH)
EE05 Fall 205 Microelectronic Devices and Circuits Frequency Response Prof. Ming C. Wu wu@eecs.berkeley.edu 5 Sutardja Dai Hall (SDH) Amplifier Frequency Response: Lower and Upper Cutoff Frequency Midband
More informationMOS Transistors. Prof. Krishna Saraswat. Department of Electrical Engineering Stanford University Stanford, CA
MOS Transistors Prof. Krishna Saraswat Department of Electrical Engineering S Stanford, CA 94305 saraswat@stanford.edu 1 1930: Patent on the Field-Effect Transistor! Julius Lilienfeld filed a patent describing
More informationFET Inrush Protection
FET Inrush Protection Chris Pavlina https://semianalog.com 2015-11-23 CC0 1.0 Universal Abstract It is possible to use a simple one-transistor FET circuit to provie inrush protection for low voltage DC
More informationStudent Number: CARLETON UNIVERSITY SELECTED FINAL EXAMINATION QUESTIONS
Name: CARLETON UNIVERSITY SELECTE FINAL EXAMINATION QUESTIONS URATION: 6 HOURS epartment Name & Course Number: ELEC 3908 Course Instructors: S. P. McGarry Authorized Memoranda: Non-programmable calculators
More informationELEC 3908, Physical Electronics, Lecture 23. The MOSFET Square Law Model
ELEC 3908, Physical Electronics, Lecture 23 The MOSFET Square Law Model Lecture Outline As with the diode and bipolar, have looked at basic structure of the MOSFET and now turn to derivation of a current
More informationLecture 16 The pn Junction Diode (III)
Lecture 16 The pn Junction iode (III) Outline I V Characteristics (Review) Small signal equivalent circuit model Carrier charge storage iffusion capacitance Reading Assignment: Howe and Sodini; Chapter
More informationLecture 5: CMOS Transistor Theory
Lecture 5: CMOS Transistor Theory Slides courtesy of Deming Chen Slides based on the initial set from David Harris CMOS VLSI Design Outline q q q q q q q Introduction MOS Capacitor nmos I-V Characteristics
More informationDevice Models (PN Diode, MOSFET )
Device Models (PN Diode, MOSFET ) Instructor: Steven P. Levitan steve@ece.pitt.edu TA: Gayatri Mehta, José Martínez Book: Digital Integrated Circuits: A Design Perspective; Jan Rabaey Lab Notes: Handed
More informationMathematics 116 HWK 25a Solutions 8.6 p610
Mathematics 6 HWK 5a Solutions 8.6 p6 Problem, 8.6, p6 Fin a power series representation for the function f() = etermine the interval of convergence. an Solution. Begin with the geometric series = + +
More informationEECS130 Integrated Circuit Devices
EECS130 Integrated Circuit Devices Professor Ali Javey 10/30/2007 MOSFETs Lecture 4 Reading: Chapter 17, 19 Announcements The next HW set is due on Thursday. Midterm 2 is next week!!!! Threshold and Subthreshold
More informationEE 330 Lecture 16. Devices in Semiconductor Processes. MOS Transistors
EE 330 Lecture 16 Devices in Semiconductor Processes MOS Transistors Review from Last Time Model Summary I D I V DS V S I B V BS = 0 0 VS VT W VDS ID = μcox VS VT VDS VS V VDS VS VT L T < W μc ( V V )
More informationFrequency Response Prof. Ali M. Niknejad Prof. Rikky Muller
EECS 105 Spring 2017, Module 4 Frequency Response Prof. Ali M. Niknejad Department of EECS Announcements l HW9 due on Friday 2 Review: CD with Current Mirror 3 Review: CD with Current Mirror 4 Review:
More informationESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems. Today. Refinement. Last Time. No Field. Body Contact
ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 10: September 6, 01 MOS Transistor Basics Today MOS Transistor Topology Threshold Operating Regions Resistive Saturation
More informationLECTURE 380 TWO-STAGE OPEN-LOOP COMPARATORS - II (READING: AH ) Trip Point of an Inverter
Lecture 380 Two-Stage Open-Loop Comparators-II (4/5/02) Page 380-1 LECTURE 380 TWO-STAGE OPEN-LOOP COMPARATORS - II (READING: AH 445-461) Trip Point of an Inverter V DD In order to determine the propagation
More informationTMA 4195 Matematisk modellering Exam Tuesday December 16, :00 13:00 Problems and solution with additional comments
Problem F U L W D g m 3 2 s 2 0 0 0 0 2 kg 0 0 0 0 0 0 Table : Dimension matrix TMA 495 Matematisk moellering Exam Tuesay December 6, 2008 09:00 3:00 Problems an solution with aitional comments The necessary
More informationModeling of High Voltage AlGaN/GaN HEMT. Copyright 2008 Crosslight Software Inc.
Modelin of Hih Voltae AlGaN/GaN HEMT Copyriht 2008 Crossliht Software Inc. www.crossliht.com 1 Introduction 2 AlGaN/GaN HEMTs - potential to be operated at hih power and hih breakdown voltae not possible
More informationProduct Summary: BVDSS RDSON (MAX.) D 60V 60mΩ 12A I D. UIS, Rg 100% Tested Pb Free Lead Plating & Halogen Free EMB60N06CS
N Channel Logic Level Enhancement Mode Field Effect Transistor Product Summary: BVSS RSON (MX.) I 6V 6mΩ G UIS, Rg % Tested Pb Free Lead Plating & Halogen Free S BSOLUTE MXIMUM RTINGS (T C = 5 C Unless
More informationGoal of this chapter is to learn what is Capacitance, its role in electronic circuit, and the role of dielectrics.
PHYS 220, Engineering Physics, Chapter 24 Capacitance an Dielectrics Instructor: TeYu Chien Department of Physics an stronomy University of Wyoming Goal of this chapter is to learn what is Capacitance,
More informationDesign of Analog Integrated Circuits
Design of Analog Integrated Circuits Chapter 11: Introduction to Switched- Capacitor Circuits Textbook Chapter 13 13.1 General Considerations 13.2 Sampling Switches 13.3 Switched-Capacitor Amplifiers 13.4
More informationCMOS INVERTER. Last Lecture. Metrics for qualifying digital circuits. »Cost» Reliability» Speed (delay)»performance
CMOS INVERTER Last Lecture Metrics for qualifying digital circuits»cost» Reliability» Speed (delay)»performance 1 Today s lecture The CMOS inverter at a glance An MOS transistor model for manual analysis
More informationMetal-Oxide-Semiconductor Field Effect Transistor (MOSFET)
Metal-Oxide-Semiconductor ield Effect Transistor (MOSET) Source Gate Drain p p n- substrate - SUB MOSET is a symmetrical device in the most general case (for example, in an integrating circuit) In a separate
More informationLecture 04: Single Transistor Ampliers
Lecture 04: Single Transistor Ampliers Analog IC Design Dr. Ryan Robucci Department of Computer Science and Electrical Engineering, UMBC Spring 2015 Dr. Ryan Robucci Lecture IV 1 / 37 Single-Transistor
More informationOutline. Vehicle Propulsion Systems Lecture 6. Hybrid Electrical Vehicles Serial. Hybrid Electrical Vehicles Parallel
Vehicle Propulsion Systems Lecture 6 Non Electric Hybri Propulsion Systems Lars Eriksson Associate Professor (Docent) Vehicular Systems Linköping University November 8, Pneumatic Hybri Engine Systems Case
More informationLECTURE 3 MOSFETS II. MOS SCALING What is Scaling?
LECTURE 3 MOSFETS II Lecture 3 Goals* * Understand constant field and constant voltage scaling and their effects. Understand small geometry effects for MOS transistors and their implications modeling and
More informationEKV MOS Transistor Modelling & RF Application
HP-RF MOS Modelling Workshop, Munich, February 15-16, 1999 EKV MOS Transistor Modelling & RF Application Matthias Bucher, Wladek Grabinski Electronics Laboratory (LEG) Swiss Federal Institute of Technology,
More informationFinal Examination EE 130 December 16, 1997 Time allotted: 180 minutes
Final Examination EE 130 December 16, 1997 Time allotted: 180 minutes Problem 1: Semiconductor Fundamentals [30 points] A uniformly doped silicon sample of length 100µm and cross-sectional area 100µm 2
More informationEE 330 Lecture 16. MOSFET Modeling CMOS Process Flow
EE 330 Lecture 16 MOSFET Modeling CMOS Process Flow Model Extensions 300 Id 250 200 150 100 50 300 0 0 1 2 3 4 5 Vds Existing Model 250 200 Id 150 100 50 Slope is not 0 0 0 1 2 3 4 Actual Device Vds Model
More informationLecture 1 Nanoscale MOSFETs. Course Structure Basic Concepts (1-38)
Lecture 1 Nanoscale MOSFETs Course Structure Basic Concepts (1-38) 1 Course Layout 7.5 ECTS 7 Lectures 7 Excercises Written exam (t.b.d) Textbook: Nanoscale Transistors: Device Physics, Modeling and Simulation
More informationECE606: Solid State Devices Lecture 23 MOSFET I-V Characteristics MOSFET non-idealities
ECE66: Solid State evices Lecture 3 MOSFET I- Characteristics MOSFET non-idealities Gerhard Klimeck gekco@purdue.edu Outline 1) Square law/ simplified bulk charge theory ) elocity saturation in simplified
More informationLecture 9 MOSFET(II) MOSFET I V CHARACTERISTICS(contd.)
Lecture 9 MOSFET(II) MOSFET I V CHARACTERISTICS(contd.) Outline 1. The saturation region 2. Backgate characteristics Reading Assignment: Howe and Sodini, Chapter 4, Section 4.4 6.012 Spring 2009 Lecture
More informationIntroduction to CMOS VLSI. Chapter 2: CMOS Transistor Theory. Harris, 2004 Updated by Li Chen, Outline
Introduction to MOS VLSI Design hapter : MOS Transistor Theory copyright@david Harris, 004 Updated by Li hen, 010 Outline Introduction MOS apacitor nmos IV haracteristics pmos IV haracteristics Gate and
More informationLecture 29 - The Long Metal-Oxide-Semiconductor Field-Effect Transistor (cont.) April 20, 2007
6.720J/3.43J - Integrated Microelectronic Devices - Spring 2007 Lecture 29-1 Lecture 29 - The Long Metal-Oxide-Semiconductor Field-Effect Transistor (cont.) April 20, 2007 Contents: 1. Non-ideal and second-order
More informationMixed-Signal IC Design Notes set 1: Quick Summary of Device Models
ECE194J /594J notes, M. Rodwell, copyrihted 2011 Mixed-Sinal IC Desin Notes set 1: Quick Summary of Device Models Mark Rodwell University of California, Santa Barbara rodwell@ece.ucsb.edu 805-893-3244,
More informationEE C245 - ME C218 Introduction to MEMS Design Fall Today s Lecture
EE C45 ME C18 Introduction to MEMS Desin all 3 Roer Howe and Thara Srinivasan Lecture 1 Electrostatic Actuators I Today s Lecture Enery in electromechanical systems define carefully Parallelplate electrostatic
More informationθ x = f ( x,t) could be written as
9. Higher orer PDEs as systems of first-orer PDEs. Hyperbolic systems. For PDEs, as for ODEs, we may reuce the orer by efining new epenent variables. For example, in the case of the wave equation, (1)
More informationLecture 04 Review of MOSFET
ECE 541/ME 541 Microelectronic Fabrication Techniques Lecture 04 Review of MOSFET Zheng Yang (ERF 3017, email: yangzhen@uic.edu) What is a Transistor? A Switch! An MOS Transistor V GS V T V GS S Ron D
More information