ECE315 / ECE515 Lecture2 Date:


 Jonas Blankenship
 3 years ago
 Views:
Transcription
1 Lecture2 Date: NMOS I/V Characteristics Discussion on I/V Characteristics MOSFET Second Order Effect
2 NMOS IV Characteristics ECE315 / ECE515 Gradual Channel Approximation: Cutoff Linear/Triode Pinchoff/Saturation Assumptions: V SB = 0 ; V T is constant along the channel ; E x dominates E y need to consider current flow only in the x direction Cutoff Mode: 0 V GS V T ; I DS(cutoff) =0 This relationship is simple if MOSFET is in cutoff, drain current is simply zero! Linear Mode: V GS V T, 0 V DS V D(SAT) V DS V GS V T The channel reaches the drain. V c (x): Channel voltage with respect to the source at position x. Boundary Conditions: V c x = 0 = V S = 0; V c x = L = V DS
3 Linear Mode (Contd.) Q d : the charge density along the direction of current = WC ox [V GS V T ] where, W = width of the channel and WC ox is the capacitance per unit length The channel potential varies from 0 at source to V DS at the drain: Q d x = WC ox V GS V c (x) V T, where, V c (x) = channel potential at x. Subsequently we can write: I D x = Q d x. v, where, v = velocity of charge (m/s) v = μ n E ; where, μ n = mobility of charge carriers (electron) dv E = electric field in the channel given by: Ex ( ) dx dv Therefore, I D( x) WCox VGS Vc ( x) VT n dx
4 Linear Mode (Contd.) xl VV DS ECE315 / ECE515 Applying the boundary conditions for V c (x) we can write: I ( x) I I. dx WC V V ( x) V. dv D D D ox GS T n x0 V0 Simplification gives the drain current in linear mode as: 2 I D ncox 2VGS VT VDS VDS 2 L Then, I C V V 2 L 2 D,max n ox GS T The I D,max occurs at, V DS = V GS V T, [how/why?] called overdrive voltage Home Assignment # 0 Observations: I D is dependent on constant of technology (μ n C ox ), the device dimensions (W and L), and the gate and drain potentials with respect to the source W For V DS << 2(V GS V T ): I D ncox VGS VT VDS Linear function of V L DS
5 Linear Mode (Contd.) For small values of V DS, the drain current can be thought of as a straight line implying that the path from source to drain can be represented by a linear resistor support of earlier assumption R DS V I DS D 1 C W V L V n ox GS T MOSFET transistor operate as a resistor whose value is controlled by overdrive voltage
6 Pinchoff point (Edge of Saturation): V GS V T, V DS = V D(SAT) The channel just reaches the drain but with zero inversion at the drain Electrons start to drift from the channel to the drain The drain current is given by: I I C V V 2 L Saturation Mode: V GS V T, V DS V GS V T After pinchoff, the I D saturates i.e, is relatively independent of V DS : I C V V 2 L 2 D, sat n ox GS T 2 D D,max n ox GS T 2 I D ncox 2VGS VT VDS VDS 2 L On the right of this parabolic curve I D, sat ncox VGS VT 2 L 2
7 Saturation Mode (Contd.) MOSFET can be used as current source connected between the drain and the source, controlled by V GS. MOSFET in saturation mode produces a current regulated by V GS imperative to define a figure of merit (FOM) that identifies the effectiveness with which the MOSFET can convert voltages in currents the FOM in this scenario is called transcodunctance (g m ). Defined as the change in the drain current divided by the change in the gatesource voltage. I W g C V V D m n ox GS T VGS L V, const. In essence, g m represents the sensitivity of the device. For a high g m, a small change in V GS results in a large change in I D. DS W Other formulations of g m : g 2. C I L m n ox D g m V 2I D GS V T
8 Transconductance (g m ) ECE315 / ECE515 Behavior of g m as a function of one parameter while other parameters remain fixed. Home Assignment # 0 Can we define g m in the Channel Resistance for Small V triode/linear region? DS Voltage V DS will be directly proportional to I D, provided that: 1. A conducting channel has been induced. 2. The value of V DS is small. Note for this situation, the MOSFET will be in triode region.
9 Channel Resistance for Small V DS As we increase the value of V DS, the conducting channel will begin to pinch off the current will no longer be directly proportional to V DS. Specifically, there are two phenomena at work as we increase V DS while in the triode region: 1. Increasing V DS will increase the potential difference across the conducting channel leads to proportional increase in I D. 2. Increasing V DS will decrease the conductivity of the induced channel leads to decrease in I D. There are two physical phenomena at work as we increase V DS, and there are two terms in the triode drain current equation! 2 I D ncox 2VGS VT VDS VDS 2 L W I C V V V C V L 2 L 2 D n ox GS T DS n ox DS Where: W I C V V V L D1 n ox GS T DS I I I D D1 D2 I C V 2 L 2 D2 n ox DS
10 W I C V V V L D1 n ox GS T DS ECE315 / ECE515 It is evident that this term describes the first phenomenon: 1. Increasing V DS will increase the potential difference across the conducting channel leads to proportional increase in I D. I D1 V GS V T In other words, this first term would accurately describe the relationship between I D and V DS if the MOSFET induced channel behaved like a resistor! it means the second term doesn t allow it to behave like a perfect resistor. V DS I C V 2 L 2 D2 n ox DS It is apparent that I D2 is proportional to V DS squared!! Moreover, the minus sign means that as V DS increases, I D2 will actually decrease! This behavior is nothing like a resistor what the heck is going on here?? I D2 V GS V T V DS
11 This second term essentially describes the result of the second phenomena: 2. Increasing V DS will decrease the conductivity of the induced channel leads to decrease in I D. Now let s add the two terms I D1 and I D2 together to get the total triode drain current I D : It is apparent that the second term I D2 works to I D reduce the total drain current from its resistorlike value I D1. This of course is physically due I D1 to the reduction in channel conductivity as V DS increases. I D V GS V T V DS Q: But look! It appears to me that for small values of V DS, the term I D2 is very small, and thus I D I D1 (when V DS is small)! I D2 A: Absolutely true! Recall this is consistent with our earlier discussion about the induced channel the channel conductivity begins to significantly degrade only when V DS becomes sufficiently large!
12 Channel Resistance (contd.) Thus, we can conclude: I D I D1 ncox VGS VT VDS For small V DS Moreover, we can (for small V DS ) approximate the induced channel as a resistor R DS of value R DS = V DS W L R DS W : ncox VGS VT I D L 1 For small V DS Q: I ve just about had it with this for small V DS nonsense! Just how small is small? How can we know numerically when this approximation is valid? A: Well, we can say that this approximation is valid when I D2 is much smaller than I D1 (i.e., I D2 is insignificant). Mathematically, we can state as: ID2 ID 1 2 W C V C V V V 2 L L V 2 V V n ox DS n ox GS T DS DS GS T
13 Channel Resistance (contd.) ECE315 / ECE515 Thus, we can approximate the induced channel as a resistor R DS when V DS is much less than the twice the excess gate voltage. R DS 1 C W V L V n ox GS T For 2 V V V DS GS T Q: There you go again! The statement V DS 2(V GS V T ) is only slightly more helpful than the statement when V DS is small. Precisely how much smaller than twice the excess gate voltage must V DS be in order for our approximation to be accurate? A: We cannot say precisely how much smaller V DS needs to be in relation to 2(V GS V T ) unless we state precisely how accurate we require our approximation to be! For example, if we want the error associated with the approximation I D I D1 to be less than 10%, we find that we require the voltage V DS to be less than 1/10 the value 2(V GS V T ). In other words, if: 2VGS VT we find then that I VGS V D2 is I D1 T I D2 VDS less than 10% of I D1 :
14 Channel Resistance (contd.) ECE315 / ECE515 This 10% error criteria is a typical ruleof thumb for many approximations in electronics. However, this does not mean that it is the correct criteria for determining the validity of this (or other) approximation. For some applications, we might require better accuracy. For VGS VDS example, if we require less than 5% error, we would find that: 10 It is important to note that we should use these approximations when we can it can make our circuit analysis much easier! V T See, the thing is, you should use these approximations whenever they are valid. They often make your circuit analysis task much simpler
15 Second Order Effect  Channel Length Modulation I have been saying that for a MOSFET in saturation, the drain current is independent of the draintosource voltage V DS i.e. I C V V 2 L 2 In reality, this is only approximately true! D n ox GS T Let us look at operation of NMOS in saturation mode: Observations: The pinchoff point moves towards the source with the increase in V DS Channel length reduces Channel resistance decreases This modulation of channel length (L) by V DS is known as channellength modulation, and leads to slight dependence of I D on V DS. The drain current in saturation mode is: I C V V 2 L actually 1 2 W L D, sat n ox GS T varies with V DS The decrease in channel length with increase in V DS essentially increases the drain current I D
16 Second Order Effect  Channel Length Modulation (contd.) If ΔL = LL 1 then: (1 VDS ) L L 1 L L L 1 L 1 V DS L L λ: channel length modulation coefficient (usually less than 0.1) Therefore the drain current in saturation mode becomes: I 2 D, sat ncox VGS VT (1 VDS ) 2 L λ is a MOSFET device parameter with units of 1/V (i.e., V 1 ). Typically, this value is small (thus the dependence on V DS is slight), ranging from to 0.02 V 1.
17 Second Order Effect  Channel Length Modulation (contd.) Often, the channellength modulation parameter λ is expressed as the Early Voltage V A, which is simply the inverse value of λ. The parameter V A is set at the time of fabrication and hence the circuit designers can t alter it at circuit/system design stage. V A = 1 λ The drain current for a MOSFET in saturation can likewise be expressed as: I D ncox VGS VT (1 VDS ) 2 L V 1 2 L V 2 I C V V 2 D n ox GS T Now, let s define a value I DI, which is simply the drain current in saturation if no channellength modulation actually occurred in other words, the ideal value of the drain current: DS A I C V V 2 L 2 DI n ox GS T
18 Second Order Effect  Channel Length Modulation (contd.) Thus, we can alternatively write the drain current in saturation as: I D I DI V V DS 1 This explicitly shows how the drain current behaves as a function of voltage V DS. A I D I DI V V 1 DS A We can interpret the value V DS VA as the percent increase in drain current I D over its ideal (i.e., no channel length modulation) saturation value Now, let s introduce a third way (i.e. in addition to, λ and V A ) to describe the extra current created by channellength modulation. Define the Drain Output Resistance r o : r o V I I 1 A Using this definition, we can write the saturation drain current expression as: I D I DI V V DS 1 A V I D ncox VGS VT 2 L r DS o DI DI
19 Second Order Effect  Channel Length Modulation (contd.) Thus, we interpret the extra drain current (due to channel length modulation) as the current flowing through a drain output resistor r o. Finally, there are three important things to remember about channellength modulation: The values λ and V A are MOSFET device parameters, but drain output resistance r o is not (r o is dependent on I DI ). Often, we neglect the effect of channellength modulation, meaning that we use the ideal case for saturation: I D = I DI = μ n C ox (V GS V T ) 2. Effectively, we assume that λ = 0, meaning that V A = and r o = (i.e., not V A = 0 and r o = 0). The drain output resistance r o is not the same as channel resistance R DS. The two are different in many, many ways.
20 Second Order Effect  Channel Length Modulation (contd.) For a longer channel length, the relative change in L and therefore in I D for a given change in V DS is smaller. To minimize channel length modulation, smaller length transistors should be avoided. Q: Any idea about limitation of long channel devices? Home Assignment # 0
21 Second Order Effect Body Effect In discrete circuit usually there is no body effect as the body is connected to the source terminal. In integrated circuit, there are thousands or millions of MOSFET source terminals and there is only one Body (B) the silicon Substrate. Thus, if we were to tie (connect) all the MOSFET source terminals to the single body terminal, we would be connecting all the MOSFET source terminals to each other! This would almost certainly result in a useless circuit! Therefore, for integrated circuits, the MOSFET source terminals are not connected to the substrate body. Actually, the substrate is connected to the most negative power supply for NMOS circuit for achieving the desired functionality from the device. In such a scenario, what happens if the bulk voltage drops below the source voltage? Now the voltage V SB (voltage sourcetobody) is not necessarily equal to zero (i.e., V SB 0 ). Thus, we are back to a fourterminal MOSFET device. There are many ramifications of this body effect; perhaps the most significant is with regard to the threshold voltage V T.
22 Second Order Effect Body Effect ECE315 / ECE515 To understand, let us assume V S = V D = V B = 0, and V G is somewhat less than V T. A depletion region forms but no inversion layer exists. As V B becomes negative, more holes get attracted to the substrate which leaves a larger negative charge behind and as a result the depletion region becomes wider. Wider depletion region The wider depletion region leads to increase in threshold voltage given by: V V 0 2 V 2 T T F SB F where γ and Φ F are MOSFET device parameters and are essentially process dependent. Note the value V T0 is the value of the threshold voltage when V SB = 0 the value V T0 is simply the value of the device parameter V T that we have been calling the threshold voltage up till now, i.e., without body effect.
23 Threshold Voltage (V) Second Order Effect Body Effect ECE315 / ECE515 It is thus evident that the term γ 2Φ F + V SB 2Φ F simply expresses an extra value added to the ideal threshold voltage V T0 when V SB 0. Questions Can a circuit designer control threshold voltage? Body effect is desirable or undesirable? Home Assignment # 0 Substrate Doping (cm 3 )
24 Second Order Effect Body Effect (contd.) Effect of body effect on Transconductance (g m ). Let us check the sensitivity of I DS to V SB g m Simplification Yields: V T V T F VBS VSB 2 W V gmb ncox VGS VT 0 L V 2 V 1 2 SB g g g 2 2 V T BS mb m m F SB η=1/3 to 1/4, bias dependent Thus, body effect has potential to alter (reduce) transconductance and therefore can impact device performance adversely For many cases, we find that this Body Effect is relatively insignificant, so we will (unless otherwise stated) ignore the Body Effect. However, do not conclude that the Body Effect is always insignificant it can in some cases have a tremendous impact on MOSFET circuit performance!
25 Second Order Effect Subthreshold Conduction For V GS V T, a week inversion layer still exists and some current flows from D to S. Even for V GS <V T, I D is finite subthreshold conduction For V DS greater than roughly 200 mv: Nonideality Factor I 0 exp GS V TM = kt/q When V GS is brought to zero, there will be some drain current in the channel. This is clearly unwanted situation as this small current will cause significant power consumption in large circuits D I V V TM
26 Second Order Effect Voltage Limitations Various breakdown occurs if their terminal voltage differences exceed certain limits At high V GS, the gate oxide breaks down irreversibly In shortchannel devices, an excessively large V DS can widen the depletion region around the drain so much that it touches that around the source, creating a very large drain current punch through Question Can channel length modulation affect NMOS/PMOS performance in linear/triode operation mode?
MOSFET Physics: The Long Channel Approximation
MOSFET Physics: The ong Channel Approximation A basic nchannel MOSFET (Figure 1) consists of two heavilydoped ntype regions, the Source and Drain, that comprise the main terminals of the device. The
More informationLecture 12: MOSFET Devices
Lecture 12: MOSFET Devices GuYeon Wei Division of Engineering and Applied Sciences Harvard University guyeon@eecs.harvard.edu Wei 1 Overview Reading S&S: Chapter 5.1~5.4 Supplemental Reading Background
More informationMOS Transistor IV Characteristics and Parasitics
ECEN454 Digital Integrated Circuit Design MOS Transistor IV Characteristics and Parasitics ECEN 454 Facts about Transistors So far, we have treated transistors as ideal switches An ON transistor passes
More informationECE 342 Electronic Circuits. Lecture 6 MOS Transistors
ECE 342 Electronic Circuits Lecture 6 MOS Transistors Jose E. SchuttAine Electrical & Computer Engineering University of Illinois jesa@illinois.edu 1 NMOS Transistor Typically L = 0.1 to 3 m, W = 0.2
More informationPractice 3: Semiconductors
Practice 3: Semiconductors Digital Electronic Circuits Semester A 2012 VLSI Fabrication Process VLSI Very Large Scale Integration The ability to fabricate many devices on a single substrate within a given
More informationMOS Transistors. Prof. Krishna Saraswat. Department of Electrical Engineering Stanford University Stanford, CA
MOS Transistors Prof. Krishna Saraswat Department of Electrical Engineering S Stanford, CA 94305 saraswat@stanford.edu 1 1930: Patent on the FieldEffect Transistor! Julius Lilienfeld filed a patent describing
More informationEE105  Fall 2005 Microelectronic Devices and Circuits
EE105  Fall 005 Microelectronic Devices and Circuits ecture 7 MOS Transistor Announcements Homework 3, due today Homework 4 due next week ab this week Reading: Chapter 4 1 ecture Material ast lecture
More informationEE105  Fall 2006 Microelectronic Devices and Circuits
EE105  Fall 2006 Microelectronic Devices and Circuits Prof. Jan M. Rabaey (jan@eecs) Lecture 7: MOS Transistor Some Administrative Issues Lab 2 this week Hw 2 due on We Hw 3 will be posted same day MIDTERM
More informationELEC 3908, Physical Electronics, Lecture 23. The MOSFET Square Law Model
ELEC 3908, Physical Electronics, Lecture 23 The MOSFET Square Law Model Lecture Outline As with the diode and bipolar, have looked at basic structure of the MOSFET and now turn to derivation of a current
More informationIntegrated Circuits & Systems
Federal University of Santa Catarina Center for Technology Computer Science & Electronics Engineering Integrated Circuits & Systems INE 5442 Lecture 10 MOSFET part 1 guntzel@inf.ufsc.br ualwell TrenchIsolated
More informationLecture 15: MOS Transistor models: Body effects, SPICE models. Context. In the last lecture, we discussed the modes of operation of a MOS FET:
Lecture 15: MOS Transistor models: Body effects, SPICE models Context In the last lecture, we discussed the modes of operation of a MOS FET: oltage controlled resistor model I curve (SquareLaw Model)
More informationLecture 10 MOSFET (III) MOSFET Equivalent Circuit Models
Lecture 10 MOSFET (III) MOSFET Equivalent Circuit Models Outline Lowfrequency smallsignal equivalent circuit model Highfrequency smallsignal equivalent circuit model Reading Assignment: Howe and Sodini;
More informationMOSFET: Introduction
E&CE 437 Integrated VLSI Systems MOS Transistor 1 of 30 MOSFET: Introduction Metal oxide semiconductor field effect transistor (MOSFET) or MOS is widely used for implementing digital designs Its major
More informationECE 342 Electronic Circuits. 3. MOS Transistors
ECE 342 Electronic Circuits 3. MOS Transistors Jose E. SchuttAine Electrical & Computer Engineering University of Illinois jschutt@emlab.uiuc.edu 1 NMOS Transistor Typically L = 0.1 to 3 m, W = 0.2 to
More informationECEN474/704: (Analog) VLSI Circuit Design Spring 2018
ECEN474/704: (Analog) SI Circuit Design Spring 2018 ecture 2: MOS ransistor Modeling Sam Palermo Analog & MixedSignal Center exas A&M University Announcements If you haven t already, turn in your 0.18um
More informationLecture 10 MOSFET (III) MOSFET Equivalent Circuit Models
Lecture 1 MOSFET (III) MOSFET Equivalent Circuit Models Outline Lowfrequency smallsignal equivalent circuit model Highfrequency smallsignal equivalent circuit model Reading Assignment: Howe and Sodini;
More informationCMPEN 411 VLSI Digital Circuits. Lecture 03: MOS Transistor
CMPEN 411 VLSI Digital Circuits Lecture 03: MOS Transistor Kyusun Choi [Adapted from Rabaey s Digital Integrated Circuits, Second Edition, 2003 J. Rabaey, A. Chandrakasan, B. Nikolic] CMPEN 411 L03 S.1
More informationLecture 9 MOSFET(II) MOSFET I V CHARACTERISTICS(contd.)
Lecture 9 MOSFET(II) MOSFET I V CHARACTERISTICS(contd.) Outline 1. The saturation region 2. Backgate characteristics Reading Assignment: Howe and Sodini, Chapter 4, Section 4.4 6.012 Spring 2009 Lecture
More informationIntroduction and Background
Analog CMOS Integrated Circuit Design Introduction and Background Dr. Jawdat AbuTaha Department of Electrical and Computer Engineering Islamic University of Gaza jtaha@iugaza.edu.ps 1 Marking Assignments
More informationLecture 28  The Long MetalOxideSemiconductor FieldEffect Transistor (cont.) April 18, 2007
6.720J/3.43J  Integrated Microelectronic Devices  Spring 2007 Lecture 281 Lecture 28  The Long MetalOxideSemiconductor FieldEffect Transistor (cont.) April 18, 2007 Contents: 1. Secondorder and
More informationLecture 3: CMOS Transistor Theory
Lecture 3: CMOS Transistor Theory Outline Introduction MOS Capacitor nmos IV Characteristics pmos IV Characteristics Gate and Diffusion Capacitance 2 Introduction So far, we have treated transistors
More informationMOS Transistor Theory
CHAPTER 3 MOS Transistor Theory Outline 2 1. Introduction 2. Ideal IV Characteristics 3. Nonideal IV Effects 4. CV Characteristics 5. DC Transfer Characteristics 6. Switchlevel RC Delay Models MOS
More informationMOS Transistor Theory
MOS Transistor Theory So far, we have viewed a MOS transistor as an ideal switch (digital operation) Reality: less than ideal EE 261 Krish Chakrabarty 1 Introduction So far, we have treated transistors
More informationThe Devices. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002
Digital Integrated Circuits A Design Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic The Devices July 30, 2002 Goal of this chapter Present intuitive understanding of device operation Introduction
More informationESE370: CircuitLevel Modeling, Design, and Optimization for Digital Systems. Today. Refinement. Last Time. No Field. Body Contact
ESE370: CircuitLevel Modeling, Design, and Optimization for Digital Systems Day 10: September 6, 01 MOS Transistor Basics Today MOS Transistor Topology Threshold Operating Regions Resistive Saturation
More informationFundamentals of the Metal Oxide Semiconductor FieldEffect Transistor
Triode Working FET Fundamentals of the Metal Oxide Semiconductor FieldEffect Transistor The characteristics of energy bands as a function of applied voltage. Surface inversion. The expression for the
More informationGEORGIA INSTITUTE OF TECHNOLOGY School of Electrical and Computer Engineering
NAME: GEORGIA INSTITUTE OF TECHNOLOGY School of Electrical and Computer Engineering ECE 4430 First Exam Closed Book and Notes Fall 2002 September 27, 2002 General Instructions: 1. Write on one side of
More informationN Channel MOSFET level 3
N Channel MOSFET level 3 mosn3 NSource NBulk NSource NBulk NSource NBulk NSource (a) (b) (c) (d) NBulk Figure 1: MOSFET Types Form: mosn3: instance name n 1 n n 3 n n 1 is the drain node, n is the gate
More informationEECS130 Integrated Circuit Devices
EECS130 Integrated Circuit Devices Professor Ali Javey 10/30/2007 MOSFETs Lecture 4 Reading: Chapter 17, 19 Announcements The next HW set is due on Thursday. Midterm 2 is next week!!!! Threshold and Subthreshold
More informationThe Devices: MOS Transistors
The Devices: MOS Transistors References: Semiconductor Device Fundamentals, R. F. Pierret, AddisonWesley Digital Integrated Circuits: A Design Perspective, J. Rabaey et.al. Prentice Hall NMOS Transistor
More informationChapter 2 CMOS Transistor Theory. JinFu Li Department of Electrical Engineering National Central University Jungli, Taiwan
Chapter 2 CMOS Transistor Theory JinFu Li Department of Electrical Engineering National Central University Jungli, Taiwan Outline Introduction MOS Device Design Equation Pass Transistor JinFu Li, EE,
More informationECE 546 Lecture 10 MOS Transistors
ECE 546 Lecture 10 MOS Transistors Spring 2018 Jose E. SchuttAine Electrical & Computer Engineering University of Illinois jesa@illinois.edu NMOS Transistor NMOS Transistor NChannel MOSFET Built on ptype
More informationDigital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. The Devices. July 30, Devices.
Digital Integrated Circuits A Design Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic The July 30, 2002 1 Goal of this chapter Present intuitive understanding of device operation Introduction
More informationEE105  Fall 2006 Microelectronic Devices and Circuits. Some Administrative Issues
EE105  Fall 006 Microelectronic evices and Circuits Prof. Jan M. Rabaey (jan@eecs Lecture 8: MOS Small Signal Model Some Administrative Issues REIEW Session Next Week Tu Sept 6 6:007:30pm; 060 alley
More informationMOS Transistor Properties Review
MOS Transistor Properties Review 1 VLSI Chip Manufacturing Process Photolithography: transfer of mask patterns to the chip Diffusion or ion implantation: selective doping of Si substrate Oxidation: SiO
More informationLecture 5: CMOS Transistor Theory
Lecture 5: CMOS Transistor Theory Slides courtesy of Deming Chen Slides based on the initial set from David Harris CMOS VLSI Design Outline q q q q q q q Introduction MOS Capacitor nmos IV Characteristics
More informationMicroelectronics Part 1: Main CMOS circuits design rules
GBM8320 Dispositifs Médicaux telligents Microelectronics Part 1: Main CMOS circuits design rules Mohamad Sawan et al. Laboratoire de neurotechnologies Polystim! http://www.cours.polymtl.ca/gbm8320/! medamine.miled@polymtl.ca!
More informationELEC 3908, Physical Electronics, Lecture 27. MOSFET Scaling and Velocity Saturation
ELEC 3908, Physical Electronics, Lecture 27 MOSFET Scaling and Velocity Saturation Lecture Outline Industry push is always to pack more devices on a chip to increase functionality, which requires making
More informationESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 5: January 25, 2018 MOS Operating Regions, pt. 1 Lecture Outline! 3 Regions of operation for MOSFET " Subthreshold " Linear " Saturation!
More informationVLSI Design The MOS Transistor
VLSI Design The MOS Transistor Frank Sill Torres Universidade Federal de Minas Gerais (UFMG), Brazil VLSI Design: CMOS Technology 1 Outline Introduction MOS Capacitor nmos IV Characteristics pmos IV
More informationLecture 4: CMOS Transistor Theory
Introduction to CMOS VLSI Design Lecture 4: CMOS Transistor Theory David Harris, Harvey Mudd College Kartik Mohanram and Steven Levitan University of Pittsburgh Outline q Introduction q MOS Capacitor q
More informationLong Channel MOS Transistors
Long Channel MOS Transistors The theory developed for MOS capacitor (HO #2) can be directly extended to MetalOxideSemiconductor FieldEffect transistors (MOSFET) by considering the following structure:
More informationChapter 13 SmallSignal Modeling and Linear Amplification
Chapter 13 SmallSignal Modeling and Linear Amplification Microelectronic Circuit Design Richard C. Jaeger Travis N. Blalock 1/4/12 Chap 131 Chapter Goals Understanding of concepts related to: Transistors
More informationLECTURE 3 MOSFETS II. MOS SCALING What is Scaling?
LECTURE 3 MOSFETS II Lecture 3 Goals* * Understand constant field and constant voltage scaling and their effects. Understand small geometry effects for MOS transistors and their implications modeling and
More information! PN Junction. ! MOS Transistor Topology. ! Threshold. ! Operating Regions. " Resistive. " Saturation. " Subthreshold (next class)
ESE370: ircuitlevel Modeling, Design, and Optimization for Digital Systems Lec 7: September 20, 2017 MOS Transistor Operating Regions Part 1 Today! PN Junction! MOS Transistor Topology! Threshold! Operating
More informationEEC 118 Lecture #2: MOSFET Structure and Basic Operation. Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation
EEC 118 Lecture #2: MOSFET Structure and Basic Operation Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation Announcements Lab 1 this week, report due next week Bring
More informationElectronics Fets and Mosfets Prof D C Dube Department of Physics Indian Institute of Technology, Delhi
Electronics Fets and Mosfets Prof D C Dube Department of Physics Indian Institute of Technology, Delhi Module No. #05 Lecture No. #02 FETS and MOSFETS (contd.) In the previous lecture, we studied the working
More informationIntroduction to CMOS VLSI. Chapter 2: CMOS Transistor Theory. Harris, 2004 Updated by Li Chen, Outline
Introduction to MOS VLSI Design hapter : MOS Transistor Theory copyright@david Harris, 004 Updated by Li hen, 010 Outline Introduction MOS apacitor nmos IV haracteristics pmos IV haracteristics Gate and
More informationQuantitative MOSFET. Step 1. Connect the MOS capacitor results for the electron charge in the inversion layer Q N to the drain current.
Quantitative MOSFET Step 1. Connect the MOS capacitor results for the electron charge in the inversion layer Q N to the drain current. V DS _ n source polysilicon gate y = y * 0 x metal interconnect to
More informationLecture 11: MOS Transistor
Lecture 11: MOS Transistor Prof. Niknejad Lecture Outline Review: MOS Capacitors Regions MOS Capacitors (3.8 3.9) CV Curve Threshold Voltage MOS Transistors (4.1 4.3): Overview Crosssection and layout
More informationESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 4: January 23, 2018 MOS Transistor Theory, MOS Model Penn ESE 570 Spring 2018 Khanna Lecture Outline! CMOS Process Enhancements! Semiconductor
More informationHW 5 posted due in two weeks Lab this week Midterm graded Project to be launched in week 7
HW 5 posted due in two weeks Lab this week Midterm graded Project to be launched in week 7 2 What do digital IC designers need to know? 5 EE4 EECS4 6 3 0< V GS  V T < V DS Pinchoff 7 For (V GS V T )
More information6.012 MICROELECTRONIC DEVICES AND CIRCUITS
MASSACHUSETTS INSTITUTE OF TECHNOLOGY Department of Electrical Engineering and Computer Science 6.012 MICROELECTRONIC DEVICES AND CIRCUITS Answers to Exam 2 Spring 2008 Problem 1: Graded by Prof. Fonstad
More informationNanoscale CMOS Design Issues
Nanoscale CMOS Design Issues Jaydeep P. Kulkarni Assistant Professor, ECE Department The University of Texas at Austin jaydeep@austin.utexas.edu Fall, 2017, VLSI1 Class Transistor IV Review Agenda Nonideal
More informationELEC 3908, Physical Electronics, Lecture 26. MOSFET Small Signal Modelling
ELEC 3908, Physical Electronics, Lecture 26 MOSFET Small Signal Modelling Lecture Outline MOSFET small signal behavior will be considered in the same way as for the diode and BJT Capacitances will be considered
More informationECE305: Fall 2017 MOS Capacitors and Transistors
ECE305: Fall 2017 MOS Capacitors and Transistors Pierret, Semiconductor Device Fundamentals (SDF) Chapters 15+16 (pp. 525530, 563599) Professor Peter Bermel Electrical and Computer Engineering Purdue
More informationDevice Models (PN Diode, MOSFET )
Device Models (PN Diode, MOSFET ) Instructor: Steven P. Levitan steve@ece.pitt.edu TA: Gayatri Mehta, José Martínez Book: Digital Integrated Circuits: A Design Perspective; Jan Rabaey Lab Notes: Handed
More informationChapter 4 FieldEffect Transistors
Chapter 4 FieldEffect Transistors Microelectronic Circuit Design Richard C. Jaeger Travis N. Blalock 5/5/11 Chap 41 Chapter Goals Describe operation of MOSFETs. Define FET characteristics in operation
More informationToday s lecture. EE141 Spring 2003 Lecture 4. Design Rules CMOS Inverter MOS Transistor Model
 Spring 003 Lecture 4 Design Rules CMOS Inverter MOS Transistor Model Today s lecture Design Rules The CMOS inverter at a glance An MOS transistor model for manual analysis Important! Labs start next
More informationLecture 11: JFET and MOSFET
ENE 311 Lecture 11: JFET and MOSFET FETs vs. BJTs Similarities: Amplifiers Switching devices Impedance matching circuits Differences: FETs are voltage controlled devices. BJTs are current controlled devices.
More informationDevice Models (PN Diode, MOSFET )
Device Models (PN Diode, MOSFET ) Instructor: Steven P. Levitan steve@ece.pitt.edu TA: Gayatri Mehta, José Martínez Book: Digital Integrated Circuits: A Design Perspective; Jan Rabaey Lab Notes: Handed
More informationFIELDEFFECT TRANSISTORS
FIELEFFECT TRANSISTORS 1 Semiconductor review 2 The MOS capacitor 2 The enhancementtype NMOS transistor 3 IV characteristics of enhancement MOSFETS 4 The output characteristic of the MOSFET in saturation
More information1/13/12 V DS. I d V GS. C ox ( = f (V GS ,V DS ,V SB = I D. + i d + I ΔV + I ΔV BS V BS. 19 January 2012
/3/ 9 January 0 Study the linear model of MOS transistor around an operating point." MOS in saturation: V GS >V th and V S >V GS V th " VGS vi  I d = I i d VS I d = µ n ( L V V γ Φ V Φ GS th0 F SB F
More informationEE 330 Lecture 16. MOSFET Modeling CMOS Process Flow
EE 330 Lecture 16 MOSFET Modeling CMOS Process Flow Model Extensions 300 Id 250 200 150 100 50 300 0 0 1 2 3 4 5 Vds Existing Model 250 200 Id 150 100 50 Slope is not 0 0 0 1 2 3 4 Actual Device Vds Model
More information6.012 Electronic Devices and Circuits Spring 2005
6.012 Electronic Devices and Circuits Spring 2005 May 16, 2005 Final Exam (200 points) OPEN BOOK Problem NAME RECITATION TIME 1 2 3 4 5 Total General guidelines (please read carefully before starting):
More informationJFET Operating Characteristics: V GS = 0 V 14. JFET Operating Characteristics: V GS = 0 V 15
J Operating Characteristics: V GS = 0 V 14 V GS = 0 and V DS increases from 0 to a more positive voltage: Gate and Source terminals: at the same potential Drain: at positive potential => reverse biased
More informationSECTION: Circle one: Alam Lundstrom. ECE 305 Exam 5 SOLUTIONS: Spring 2016 April 18, 2016 M. A. Alam and M.S. Lundstrom Purdue University
NAME: PUID: SECTION: Circle one: Alam Lundstrom ECE 305 Exam 5 SOLUTIONS: April 18, 2016 M A Alam and MS Lundstrom Purdue University This is a closed book exam You may use a calculator and the formula
More informationECE315 / ECE515 Lecture 11 Date:
ecture 11 Date: 15.09.016 MOS Differential Pair Quantitative Analysis differential input Small Signal Analysis MOS Differential Pair ECE315 / ECE515 M 1 and M are perfectly matched (at least in theory!)
More informationLecture Outline. ESE 570: Digital Integrated Circuits and VLSI Fundamentals. Review: MOS Capacitor with External Bias
ESE 57: Digital Integrated Circuits and VLSI Fundamentals Lec 5: Januar 6, 17 MOS Operating Regions, pt. 1 Lecture Outline! 3 Regions of operation for MOSFET " Subthreshold " Linear " Saturation! Level
More informationLecture 11: MOSFET Modeling
Digital Integrated Circuits (83313) Lecture 11: MOSFET ing Semester B, 201617 Lecturer: Dr. Adam Teman TAs: Itamar Levi, Robert Giterman 18 June 2017 Disclaimer: This course was prepared, in its entirety,
More informationThe Gradual Channel Approximation for the MOSFET:
6.01  Electronic Devices and Circuits Fall 003 The Gradual Channel Approximation for the MOSFET: We are modeling the terminal characteristics of a MOSFET and thus want i D (v DS, v GS, v BS ), i B (v
More informationA Compact Analytical Modelling of the Electrical Characteristics of Submicron Channel MOSFETs
ROMANIAN JOURNAL OF INFORMATION SCIENCE AND TECHNOLOGY Volume 11, Number 4, 2008, 383 395 A Compact Analytical Modelling of the Electrical Characteristics of Submicron Channel MOSFETs Andrei SEVCENCO,
More informationECE 415/515 ANALOG INTEGRATED CIRCUIT DESIGN
ECE 415/515 ANALOG INTEGRATED CIRCUIT DESIGN CMOS PROCESS CHARACTERIZATION VISHAL SAXENA VSAXENA@UIDAHO.EDU Vishal Saxena DESIGN PARAMETERS Analog circuit designers care about: Openloop Gain: g m r o
More informationLecture 30 The Short Metal Oxide Semiconductor Field Effect Transistor. November 15, 2002
6.720J/3.43J Integrated Microelectronic Devices Fall 2002 Lecture 30 1 Lecture 30 The Short Metal Oxide Semiconductor Field Effect Transistor November 15, 2002 Contents: 1. Short channel effects Reading
More information! CMOS Process Enhancements. ! Semiconductor Physics. " Band gaps. " Field Effects. ! MOS Physics. " Cutoff. " Depletion.
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 4: January 3, 018 MOS Transistor Theory, MOS Model Lecture Outline! CMOS Process Enhancements! Semiconductor Physics " Band gaps " Field Effects!
More informationLecture 18 FieldEffect Transistors 3
Lecture 18 FieldEffect Transistors 3 Schroder: Chapters, 4, 6 1/38 Announcements Homework 4/6: Is online now. Due Today. I will return it next Wednesday (30 th May). Homework 5/6: It will be online later
More informationLecture Outline. ESE 570: Digital Integrated Circuits and VLSI Fundamentals. Review: MOSFET NType, PType. Semiconductor Physics.
ESE 57: Digital Integrated Circuits and VLSI Fundamentals Lec 4: January 24, 217 MOS Transistor Theory, MOS Model Lecture Outline! Semiconductor Physics " Band gaps " Field Effects! MOS Physics " Cutoff
More informationEE5311 Digital IC Design
EE5311 Digital IC Design Module 1  The Transistor Janakiraman V Assistant Professor Department of Electrical Engineering Indian Institute of Technology Madras Chennai October 28, 2017 Janakiraman, IITM
More informationElectronic Circuits 1. Transistor Devices. Contents BJT and FET Characteristics Operations. Prof. C.K. Tse: Transistor devices
Electronic Circuits 1 Transistor Devices Contents BJT and FET Characteristics Operations 1 What is a transistor? Threeterminal device whose voltagecurrent relationship is controlled by a third voltage
More informationESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 4: January 24, 2017 MOS Transistor Theory, MOS Model Penn ESE 570 Spring 2017 Khanna Lecture Outline! Semiconductor Physics " Band gaps "
More informationCircuits. L2: MOS Models2 (1 st Aug. 2013) B. Mazhari Dept. of EE, IIT Kanpur. B. Mazhari, IITK. GNumber
EE610: CMOS Analog Circuits L: MOS Models (1 st Aug. 013) B. Mazhari Dept. of EE, IIT Kanpur 3 NMOS Models MOS MODEL Above Threshold Subthreshold ( GS > TN ) ( GS < TN ) Saturation ti Ti Triode ( DS >
More informationMetaloxidesemiconductor field effect transistors (2 lectures)
Metalidesemiconductor field effect transistors ( lectures) MOS physics (brief in book) Currentvoltage characteristics  pinchoff / channel length modulation  weak inversion  velocity saturation 
More informationLecture 04 Review of MOSFET
ECE 541/ME 541 Microelectronic Fabrication Techniques Lecture 04 Review of MOSFET Zheng Yang (ERF 3017, email: yangzhen@uic.edu) What is a Transistor? A Switch! An MOS Transistor V GS V T V GS S Ron D
More informationEE 560 MOS TRANSISTOR THEORY
1 EE 560 MOS TRANSISTOR THEORY PART 1 TWO TERMINAL MOS STRUCTURE V G (GATE VOLTAGE) 2 GATE OXIDE SiO 2 SUBSTRATE ptype doped Si (N A = 10 15 to 10 16 cm 3 ) t ox V B (SUBSTRATE VOLTAGE) EQUILIBRIUM:
More informationStudio 3 Review MOSFET as current source Small V DS : Resistor (value controlled by V GS ) Large V DS : Current source (value controlled by V GS )
Studio 3 Review MOSFET as current source Small V DS : Resistor (value controlled by V GS ) Large V DS : Current source (value controlled by V GS ) 1 Simulation Review: Circuit Fixed V GS, Sweep V DS I
More informationEE 330 Lecture 16. MOS Device Modeling pchannel nchannel comparisons Model consistency and relationships CMOS Process Flow
EE 330 Lecture 16 MOS Device Modeling pchannel nchannel comparisons Model consistency and relationships CMOS Process Flow Review from Last Time Operation Regions by Applications Id I D 300 250 200 150
More informationLecture #27. The Short Channel Effect (SCE)
Lecture #27 ANNOUNCEMENTS Design Project: Your BJT design should meet the performance specifications to within 10% at both 300K and 360K. ( β dc > 45, f T > 18 GHz, V A > 9 V and V punchthrough > 9 V )
More informationMOSFET. IdVd curve. I DS Transfer curve V G. Lec. 8. Vd=1V. Saturation region. V Th
MOSFET IdVd curve Saturation region I DS Transfer curve Vd=1V V Th V G 1 0 < V GS < V T V GS > V T V Gs >V T & Small V D > 0 I DS WQ inv WC v WC i V V VDS V V G i T G n T L n I D g V D (g conductance
More informationMOS Capacitor MOSFET Devices. MOSFET s. INEL Solid State Electronics. Manuel Toledo Quiñones. ECE Dept. UPRM.
INEL 6055  Solid State Electronics ECE Dept. UPRM 20th March 2006 Definitions MOS Capacitor Isolated Metal, SiO 2, Si Threshold Voltage qφ m metal d vacuum level SiO qχ 2 E g /2 qφ F E C E i E F E v qφ
More informationMOS Transistor Theory MOSFET Symbols Current Characteristics of MOSFET. MOS Symbols and Characteristics. nmos Enhancement Transistor
MOS Transistor Theory MOSFET Symbols Current Characteristics of MOSFET Calculation of t and Important 2 nd Order Effects SmallSignal Signal MOSFET Model Summary Material from: CMOS LSI Design By Weste
More informationMOS CAPACITOR AND MOSFET
EE336 Semiconductor Devices 1 MOS CAPACITOR AND MOSFET Dr. Mohammed M. Farag Ideal MOS Capacitor Semiconductor Devices Physics and Technology Chapter 5 EE336 Semiconductor Devices 2 MOS Capacitor Structure
More informationECE 523/421  Analog Electronics University of New Mexico Solutions Homework 3
ECE 523/42  Analog Electronics University of New Mexico Solutions Homework 3 Problem 7.90 Show that when ro is taken into account, the voltage gain of the source follower becomes G v v o v sig R L r o
More informationLecture 13 MOSFET as an amplifier with an introduction to MOSFET smallsignal model and smallsignal schematics. Lena Peterson
Lecture 13 MOSFET as an amplifier with an introduction to MOSFET smallsignal model and smallsignal schematics Lena Peterson 20151013 Outline (1) Why is the CMOS inverter gain not infinite? Largesignal
More informationTechnische Universität Graz. Institute of Solid State Physics. 11. MOSFETs
Technische Universität Graz Institute of Solid State Physics 11. MOSFETs Dec. 12, 2018 Gradual channel approximation accumulation depletion inversion http://lampx.tugraz.at/~hadley/psd/l10/gradualchannelapprox.php
More information3. Basic building blocks. Analog Design for CMOS VLSI Systems Franco Maloberti
Inverter with active load It is the simplest gain stage. The dc gain is given by the slope of the transfer characteristics. Small signal analysis C = C gs + C gs,ov C 2 = C gd + C gd,ov + C 3 = C db +
More informationEE105 Fall 2014 Microelectronic Devices and Circuits. NMOS Transistor Capacitances: Saturation Region
EE105 Fall 014 Microelectronic Devices and Circuits Prof. Ming C. Wu wu@eecs.berkeley.edu 511 Sutardja Dai Hall (SDH) 1 NMOS Transistor Capacitances: Saturation Region Drain no longer connected to channel
More informationFinal Examination EE 130 December 16, 1997 Time allotted: 180 minutes
Final Examination EE 130 December 16, 1997 Time allotted: 180 minutes Problem 1: Semiconductor Fundamentals [30 points] A uniformly doped silicon sample of length 100µm and crosssectional area 100µm 2
More informationFigure 1: MOSFET symbols.
c Copyright 2008. W. Marshall Leach, Jr., Professor, Georgia Institute of Technology, School of Electrical and Computer Engineering. The MOSFET Device Symbols Whereas the JFET has a diode junction between
More informationTransistors  a primer
ransistors  a primer What is a transistor? Solidstate triode  threeterminal device, with voltage (or current) at third terminal used to control current between other two terminals. wo types: bipolar
More informationCommon Drain Stage (Source Follower) Claudio Talarico, Gonzaga University
Common Drain Stage (Source Follower) Claudio Talarico, Gonzaga University Common Drain Stage v gs v i  v o V DD v bs  v o R S Vv IN i v i G C gd C+C gd gb B&D v s vv OUT o + V S I B R L C L v gs  C
More information